Received: by 10.223.164.202 with SMTP id h10csp789005wrb; Tue, 7 Nov 2017 14:47:14 -0800 (PST) X-Google-Smtp-Source: ABhQp+QQ0grwStRrEwD0FRk6dSWte2G+Sf0s1c/nNb4oaCYYJkvCeb/svEawH7K5H4Ng8wRWnBa3 X-Received: by 10.99.109.79 with SMTP id i76mr292205pgc.134.1510094834282; Tue, 07 Nov 2017 14:47:14 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1510094834; cv=none; d=google.com; s=arc-20160816; b=1BW1DzSCcu2MO5OFyeW41sYK1JSLg2jYwzirdwncGfFGl/pKPTBu+jAfvZRKjPbXii u/TdZN39tpfq7cgl3KDLyoj3nagRwLI5QjgmPLGh4I61Xx6do2UjGy9G0j/Sn65bLjAd 7b3JJaJ1l13h3Sx6nweLrXmqOx9B0M22PZIkiTKsYVSKSSzXy5PEXPW/905Y10rb644j Dd7sRsuhiWu4OMBi0+YzRNILEUAjX3rwSp2nuaUWKznKomlOG1o6gbYmR2C2IvqK8qEr zvO6ejh1hLVNhlY2CF7ZSjNwWEAVoWmoCamJIbCrtW0je62Kd8r173zgq78sDfu9cnQH lBjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=dmdlqWHFwBHUNEAAlpN0KADcN7sTNQVDXTeT8hL4t9s=; b=gQ/X3jTuYQ5Yu0WERPvOduR6jk/CxarKReqS1fmcw15DFdaKxmYpG6P4pCQcUJ4SOj vrw4ogn2FWc2QPyP90Kgwb67J3HwehbvdMp/H21zcopK5vZTlfbWzLa4L8Y6oYqc7Isq +RXkTVl1jyJEpMHJTu3LGq2AMgK70qwIJTkiTHESUg20hRVNtgKcqMoAd3S3sU4Qljl5 3N0KDkVYEl1ONcWonzkGldyfGJSrdf4CKjit0ahkDeWQjTmgxmg3xn5ce2wHqMAWA1cy JlCTl8rDjAkpHDkzxhOQja5jfUqJwvk5aXwuzbr1ERnuGVhRjYEFuYxEDpki6mBhXLGD EeEQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o26si2182446pgn.630.2017.11.07.14.47.01; Tue, 07 Nov 2017 14:47:14 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933385AbdKGNHx (ORCPT + 91 others); Tue, 7 Nov 2017 08:07:53 -0500 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:18230 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752717AbdKGNHw (ORCPT ); Tue, 7 Nov 2017 08:07:52 -0500 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id vA7D3neI005374; Tue, 7 Nov 2017 14:06:50 +0100 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2e3d86g2ut-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Tue, 07 Nov 2017 14:06:50 +0100 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 9512372; Tue, 7 Nov 2017 13:06:46 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag6node1.st.com [10.75.127.16]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 29CF82533; Tue, 7 Nov 2017 13:06:46 +0000 (GMT) Received: from [10.48.0.237] (10.75.127.44) by SFHDAG6NODE1.st.com (10.75.127.16) with Microsoft SMTP Server (TLS) id 15.0.1178.4; Tue, 7 Nov 2017 14:06:45 +0100 Subject: Re: [PATCH v3 0/9] irqchip: stm32: add stm32h7 support To: Marc Zyngier , Thomas Gleixner , Jason Cooper , Rob Herring CC: Maxime Coquelin , Alexandre Torgue , , , References: <1509987819-29599-1-git-send-email-ludovic.Barre@st.com> <04d9d728-7f9f-6bc0-bb57-c7bb49817872@arm.com> From: Ludovic BARRE Message-ID: <2f41fc16-6ed2-2d44-52e9-5461c86baf75@st.com> Date: Tue, 7 Nov 2017 14:06:44 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.4.0 MIME-Version: 1.0 In-Reply-To: <04d9d728-7f9f-6bc0-bb57-c7bb49817872@arm.com> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.75.127.44] X-ClientProxiedBy: SFHDAG7NODE3.st.com (10.75.127.21) To SFHDAG6NODE1.st.com (10.75.127.16) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2017-11-07_04:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org hi Marc normally, Alex take the last 3 ("ARM: dts") commits in his branch, and will send in his pull request Alex you confirm? BR Ludo On 11/07/2017 12:23 PM, Marc Zyngier wrote: > Hi Ludovic, > > On 06/11/17 17:03, Ludovic Barre wrote: >> From: Ludovic Barre >> >> This series adds: >> -Management of multi-bank of external interrupts >> stm32h7 has up to 96 inputs (3 banks of 32 inputs). >> -Fix initial value after cold/hot boot (wakeup issue). >> >> Changes v3: >> -remove chip.name and handler, already done by >> irq_alloc_domain_generic_chips >> -add Rob ack in dt-bindings commit >> >> Changes v2: >> -Remove irq_mask and adds const on struct stm32_exti_bank >> -Add wrapper functions pending and ack >> -Replace BITS_PER_LONG by IRQS_PER_BANK >> -Fill commit message on >> "ARM: dts: stm32: add support of exti on stm32h743" >> -Add system config bank for stm32h7 >> >> Ludovic Barre (9): >> irqchip: stm32: select GENERIC_IRQ_CHIP >> irqchip: stm32: add multi-bank management >> dt-bindings: interrupt-controllers: add compatible string for stm32h7 >> irqchip: stm32: add stm32h7 support >> irqchip: stm32: fix initial values >> irqchip: stm32: move the wakeup on interrupt mask >> ARM: dts: stm32: add exti support for stm32h743 >> ARM: dts: stm32: add system config bank node for stm32h743 >> ARM: dts: stm32: add support of exti on stm32h743 pinctrl >> >> .../interrupt-controller/st,stm32-exti.txt | 4 +- >> arch/arm/boot/dts/stm32h743-pinctrl.dtsi | 24 +++ >> arch/arm/boot/dts/stm32h743.dtsi | 13 ++ >> drivers/irqchip/Kconfig | 1 + >> drivers/irqchip/irq-stm32-exti.c | 206 ++++++++++++++++----- >> 5 files changed, 198 insertions(+), 50 deletions(-) >> > > I'm happy to take the first 6 patches through the irqchip tree. How > about the last 3? I'd rather see them routed via armsoc if there is any > risk of merge conflicts. > > How do you want to proceed? > > Thanks, > > M. > From 1583411968552983652@xxx Tue Nov 07 12:55:26 +0000 2017 X-GM-THRID: 1583338358922479186 X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread