Received: by 10.223.164.200 with SMTP id h8csp931421wrb; Mon, 6 Nov 2017 01:11:45 -0800 (PST) X-Google-Smtp-Source: ABhQp+QcYqh3sacZKl7ocgZg1zUMpZpizc4NYv83KyfVYIT5kiPRK9wOkf9lDs/qd0OLHhLL8qwM X-Received: by 10.159.208.71 with SMTP id w7mr6265487plz.228.1509959504984; Mon, 06 Nov 2017 01:11:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1509959504; cv=none; d=google.com; s=arc-20160816; b=Z/A/ZN10HsJO85U57n4SkL2/1GuUntfjQtIQ3OgC9/JYwbzRPMKaeW4PDueEMp2Pq4 T9uT7r0Pii7/t8JOxgFHDCLK6rJZI147ZAhjv5K4UMjurL6vKrjhgYAZKbFXLMfW7bYa Ls8m8/NmhuVIc6N1pac0v0BQ0HxhJ9aGdnfGZshxenmlW02Q7cvHyKGLxaE1F4fNL+zd +yGmPybJ/4h5X3tT7sWoL71wOp56P9hhgF6Ds9LJYW2yW/Knm19kUb1xMpcCt4vk9aFA stDp39175RDlrJw8i3nEigPSUOvvhb9ZUTSZ2H9lgUvkTHrw6HY30O7zIhxToLsivSHl lCIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=jG6nWNf90ng39o8gSSHz/p+XZnkDFbms8gzY0Ev/xBI=; b=umsoeQnJQa+MAPv2XCgce0xRD7tnymbHM7DeQH3LYdB/3FxYCgT7FZcQ2/W9/PmRjr ZR1H9Tqvuh7LhrYpcdMvVqGg4CRy9MCV8Fjhq9SHg9EUIaESNrovJ1FirJ5PYunlHikH cGzn6GgkhLaQjgBRtWmyEhx0azKGdB+Eyl0wiuzRXKUw2ixUCEEpEL6cXVMU34vLTJgT tx62Y9NsYOjbT+O3JSm4iMonC2uvgkN6b2gzODhoGfQaBBJJTR2iOOKb6LVGf7Va3sDG ++w0ogR+M/qTl6EIuQ0E6Z4XFU2RP68BhDqOd3UMhTWo/DJhmyMLOpN70LKglxxFYEy3 LL0Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=CPlXMLaK; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=ibm.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w23si9981183plk.696.2017.11.06.01.11.31; Mon, 06 Nov 2017 01:11:44 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=CPlXMLaK; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=ibm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751344AbdKFJKy (ORCPT + 98 others); Mon, 6 Nov 2017 04:10:54 -0500 Received: from mail-qt0-f195.google.com ([209.85.216.195]:50994 "EHLO mail-qt0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752481AbdKFI7r (ORCPT ); Mon, 6 Nov 2017 03:59:47 -0500 Received: by mail-qt0-f195.google.com with SMTP id d9so9999554qtd.7; Mon, 06 Nov 2017 00:59:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references; bh=jG6nWNf90ng39o8gSSHz/p+XZnkDFbms8gzY0Ev/xBI=; b=CPlXMLaKrDtJzAN1bujvXo7mM9/uEcmRqxmSKsHw8Ut+sT0QcHLL3ReuiODYz1nna0 UUvpJCjkPZBes4wZdmomi0GH+bBNjU+Gcu/AI76TkrpMZyWjpPGaFx/DKhPFRsjU7/2T GU76Rrq+Yz9FSg5SFHL0MhLemWA50XwFt2suDoN0gLXq94lZTe+CxS9lVeFCu/QGxx57 EBVvmDL9aFHobTQmj/q0b5+fs1vba7VnPqyhduetp6e/KZOzMPlbu6y11jnLgXfN7ETH dGO4AxpWW5mJc2Owo7peHJE4RXN7L6O1uEpvS+MQKwrS6BqWD/K5SinCLNCBbuqpNs4N e8nw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references; bh=jG6nWNf90ng39o8gSSHz/p+XZnkDFbms8gzY0Ev/xBI=; b=FNIZBWy8AS+Liq+/Ov7wQeWZ4LavuxLkRLVHiwzD27gKuSIiU27oDU3CNydZUqinDi B6X4Txtck5LjUV37LA6JbE1PS6Tegmn9ZW1hoIkhqTXIj3n+vq+F7WLO1kcaxKKBBw1N ySzCzcG/guDI1PxCVhJS835I8dxViidXPfmRpU61iJWXLi6hZI+NEQWbO8LYiAGGareW Dnne2eUxqek2F17D1RvIGnfvZMk0fh13evVIVIzmRzqSQnNZuJzlG4CJmrC2YBYjCOjV rBNK+OD1RA6lIjyzi53bx/yfYlZwvEHRN/sC5yOuq0YksobfEWFjd/PvrM+g3P7HrMqu 0j4g== X-Gm-Message-State: AJaThX7NSIp/NGaceWehkh3kZc9Pl/xenOhXK5zJSR5ORY4fesSPKe8r fndKD0j9rnEfxR4Wn16+LHA= X-Received: by 10.237.61.49 with SMTP id g46mr4971422qtf.239.1509958785786; Mon, 06 Nov 2017 00:59:45 -0800 (PST) Received: from localhost.localdomain (50-39-103-96.bvtn.or.frontiernet.net. [50.39.103.96]) by smtp.gmail.com with ESMTPSA id r26sm8001094qki.42.2017.11.06.00.59.43 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 06 Nov 2017 00:59:45 -0800 (PST) From: Ram Pai To: mpe@ellerman.id.au, mingo@redhat.com, akpm@linux-foundation.org, corbet@lwn.net, arnd@arndb.de Cc: linuxppc-dev@lists.ozlabs.org, linux-mm@kvack.org, x86@kernel.org, linux-arch@vger.kernel.org, linux-doc@vger.kernel.org, linux-kselftest@vger.kernel.org, linux-kernel@vger.kernel.org, dave.hansen@intel.com, benh@kernel.crashing.org, paulus@samba.org, khandual@linux.vnet.ibm.com, aneesh.kumar@linux.vnet.ibm.com, bsingharora@gmail.com, hbabu@us.ibm.com, mhocko@kernel.org, bauerman@linux.vnet.ibm.com, ebiederm@xmission.com, linuxram@us.ibm.com Subject: [PATCH v9 31/51] Documentation/vm: PowerPC specific updates to memory protection keys Date: Mon, 6 Nov 2017 00:57:23 -0800 Message-Id: <1509958663-18737-32-git-send-email-linuxram@us.ibm.com> X-Mailer: git-send-email 1.7.1 In-Reply-To: <1509958663-18737-1-git-send-email-linuxram@us.ibm.com> References: <1509958663-18737-1-git-send-email-linuxram@us.ibm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add documentation updates that capture PowerPC specific changes. Signed-off-by: Thiago Jung Bauermann Signed-off-by: Ram Pai --- Documentation/vm/protection-keys.txt | 126 +++++++++++++++++++++++++++------- 1 files changed, 101 insertions(+), 25 deletions(-) diff --git a/Documentation/vm/protection-keys.txt b/Documentation/vm/protection-keys.txt index fa46dcb..bc079b3 100644 --- a/Documentation/vm/protection-keys.txt +++ b/Documentation/vm/protection-keys.txt @@ -1,22 +1,46 @@ -Memory Protection Keys for Userspace (PKU aka PKEYs) is a CPU feature -which will be found on future Intel CPUs. - -Memory Protection Keys provides a mechanism for enforcing page-based -protections, but without requiring modification of the page tables -when an application changes protection domains. It works by -dedicating 4 previously ignored bits in each page table entry to a -"protection key", giving 16 possible keys. - -There is also a new user-accessible register (PKRU) with two separate -bits (Access Disable and Write Disable) for each key. Being a CPU -register, PKRU is inherently thread-local, potentially giving each -thread a different set of protections from every other thread. - -There are two new instructions (RDPKRU/WRPKRU) for reading and writing -to the new register. The feature is only available in 64-bit mode, -even though there is theoretically space in the PAE PTEs. These -permissions are enforced on data access only and have no effect on -instruction fetches. +Memory Protection Keys for Userspace (PKU aka PKEYs) is a CPU feature found on +future Intel CPUs and on PowerPC 5 and higher CPUs. + +Memory Protection Keys provide a mechanism for enforcing page-based +protections, but without requiring modification of the page tables when an +application changes protection domains. + +It works by dedicating bits in each page table entry to a "protection key". +There is also a user-accessible register with two separate bits for each +key. Being a CPU register, the user-accessible register is inherently +thread-local, potentially giving each thread a different set of protections +from every other thread. + +On Intel: + + Four previously bits are used the page table entry giving 16 possible keys. + + The user accessible register(PKRU) has a bit each per key to disable + access and to disable write. + + The feature is only available in 64-bit mode, even though there is + theoretically space in the PAE PTEs. These permissions are enforced on + data access only and have no effect on instruction fetches. + +On PowerPC: + + Five bits in the page table entry are used giving 32 possible keys. + This support is currently for Hash Page Table mode only. + + The user accessible register(AMR) has a bit each per key to disable + read and write. Access disable can be achieved by disabling + read and write. + + 'mtspr 0xd, mem' reads the AMR register + 'mfspr mem, 0xd' writes into the AMR register. + + Execution can be disabled by allocating a key with execute-disabled + permission. The execute-permissions on the key; however, cannot be + changed through a user accessible register. Instead; a powerpc specific + system call sys_pkey_modify() must be used. The CPU will not allow + execution of instruction in pages that are associated with + execute-disabled key. + =========================== Syscalls =========================== @@ -28,9 +52,9 @@ There are 3 system calls which directly interact with pkeys: unsigned long prot, int pkey); Before a pkey can be used, it must first be allocated with -pkey_alloc(). An application calls the WRPKRU instruction +pkey_alloc(). An application calls the WRPKRU/AMR instruction directly in order to change access permissions to memory covered -with a key. In this example WRPKRU is wrapped by a C function +with a key. In this example WRPKRU/AMR is wrapped by a C function called pkey_set(). int real_prot = PROT_READ|PROT_WRITE; @@ -52,11 +76,11 @@ is no longer in use: munmap(ptr, PAGE_SIZE); pkey_free(pkey); -(Note: pkey_set() is a wrapper for the RDPKRU and WRPKRU instructions. +(Note: pkey_set() is a wrapper for the RDPKRU,WRPKRU or AMR instructions. An example implementation can be found in - tools/testing/selftests/x86/protection_keys.c) + tools/testing/selftests/vm/protection_keys.c) -=========================== Behavior =========================== +=========================== Behavior ================================= The kernel attempts to make protection keys consistent with the behavior of a plain mprotect(). For instance if you do this: @@ -66,7 +90,7 @@ behavior of a plain mprotect(). For instance if you do this: you can expect the same effects with protection keys when doing this: - pkey = pkey_alloc(0, PKEY_DISABLE_WRITE | PKEY_DISABLE_READ); + pkey = pkey_alloc(0, PKEY_DISABLE_ACCESS); pkey_mprotect(ptr, size, PROT_READ|PROT_WRITE, pkey); something(ptr); @@ -83,3 +107,55 @@ with a read(): The kernel will send a SIGSEGV in both cases, but si_code will be set to SEGV_PKERR when violating protection keys versus SEGV_ACCERR when the plain mprotect() permissions are violated. + +========================== sysfs Interface ========================== + +Information about support of protection keys on the system can be +found in the /sys/kernel/mm/protection_keys directory, which +contains the following files: + +- total_keys: Shows the number of keys supported by the hardware. + Not all of those keys may be available for use by a process + because the platform or operating system may reserve some keys + for their own use. + +- usable_keys: Shows the minimum number of keys guaranteed to be + available for use by a process. In other words: total_keys minus + the keys reserved by the platform or operating system. This + number doesn't change to reflect keys that are already being + used by the process reading the file. + + There may be one more key available than what is advertised in + this file because the kernel may use one key for mprotect() + calls setting up memory with execute-only permissions. This file + assumes that this key is being used, but if it is not the + process will have one more key it can use for other purposes. + +- disable_access_supported: Shows 'true' if the system supports keys + which disallow reading from a given page (i.e., the + PKEY_DISABLE_ACCESS flag is supported). + +- disable_write_supported: Shows 'true' if the system supports keys + which disallow writing to a given page (i.e., the + PKEY_DISABLE_WRITE flag is supported). + +- disable_execute_supported: Shows 'true' if the system supports keys + which disallow code execution from a given page (i.e., the + PKEY_DISABLE_EXECUTE flag is supported). + +==================================================================== + Differences + +The following differences exist between x86 and power. + +a) powerpc (PowerPC8 onwards) *also* allows creation of a key with + execute-disabled. + The following is allowed + pkey = pkey_alloc(0, PKEY_DISABLE_EXECUTE); + +b) On powerpc the access/write permission on a key can be modified by + programming the AMR register from the signal handler. The changes + persist across signal boundaries. On x86, the PKRU specific fpregs + entry has to be modified to change the access/write permission on + a key. +===================================================================== -- 1.7.1 From 1583306948647228406@xxx Mon Nov 06 09:06:11 +0000 2017 X-GM-THRID: 1583306948647228406 X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread