Received: by 10.223.164.221 with SMTP id h29csp136166wrb; Fri, 3 Nov 2017 06:49:29 -0700 (PDT) X-Google-Smtp-Source: ABhQp+QGjEF5IVLI4A99pZuYazb3A66+agItPGAxO3LuNpwgCNRQoEE2fUzJdHT7kHfFJc3BTXdE X-Received: by 10.84.218.141 with SMTP id r13mr6771309pli.53.1509716969297; Fri, 03 Nov 2017 06:49:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1509716969; cv=none; d=google.com; s=arc-20160816; b=rS7/GDF8tmAFgy7k6zyZ30NfoBJMDi7Naagp7lEwia6zm5Z3ME9hzQcObZqfkjkd/+ kIv5ABYFJ59Vq8N7RXajm/auF79mOMkkrh0NhSVxcXZpv9yiQC86mirZBK8AXVC1W9PW WvgEHqIHz4KJWOlYYl48oyIHGg1dL0bMDtR6TMkaz5aFb1TWwg2YPtfc6dO0BpNvLaDQ 0ta328d8rHmSqyALQ+/479ZWKyEipna+FZaqrfA7+/SBfG8dqSqxbUV4M3Xh1lTM3OJA 7ranORvFXTEZVaVGQRyrE0drsvNWAteVjVD3Dzjrv+KnXzfCL/lg02jebxXpXLPwMiGk jWUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=ZoWTXCqiSQHjbZyq1/P/F1VE0fml/yjiWb1aguCaW4A=; b=J6/5sa8t/Pkr2STyOsCOk73jcH5/FYL6lbRicCJk+3RSM+DQP64hJMn6IO59rnE9U/ Npl2IJAIlJYb31jw2kfRK89rXHQXaxTZPpJWc3miASL4Ect+zm+Wc9bvao7xbmkWdx7Y UrXva77+l/VFLqjMkEaGispM5iGsLThJt+hdJGIbff1WCH+lqQ4bfThlgRR9OqLP0b3I tJcYUWRZJsxFbeue7cKINhdX7KEIcksdw84JF8KxInNvFVs9Jwe5ICnoWTNiJ2Mh3MSE tbGwUDFHsdTJzJzvk6ExLO+KqOeS7aP2vxoulCYQWWPcV64isz3QR8mdhHUjMdc8Ai6g EUNw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b126si6069248pgc.595.2017.11.03.06.49.16; Fri, 03 Nov 2017 06:49:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756461AbdKCNsQ (ORCPT + 95 others); Fri, 3 Nov 2017 09:48:16 -0400 Received: from bastet.se.axis.com ([195.60.68.11]:51576 "EHLO bastet.se.axis.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751786AbdKCNsN (ORCPT ); Fri, 3 Nov 2017 09:48:13 -0400 Received: from localhost (localhost [127.0.0.1]) by bastet.se.axis.com (Postfix) with ESMTP id 3E1971839E; Fri, 3 Nov 2017 14:48:12 +0100 (CET) X-Virus-Scanned: Debian amavisd-new at bastet.se.axis.com Received: from bastet.se.axis.com ([IPv6:::ffff:127.0.0.1]) by localhost (bastet.se.axis.com [::ffff:127.0.0.1]) (amavisd-new, port 10024) with LMTP id U9jtcfCbsQU6; Fri, 3 Nov 2017 14:48:11 +0100 (CET) Received: from boulder03.se.axis.com (boulder03.se.axis.com [10.0.8.17]) by bastet.se.axis.com (Postfix) with ESMTPS id C41CF18945; Fri, 3 Nov 2017 14:48:10 +0100 (CET) Received: from boulder03.se.axis.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id ADBEC1E07C; Fri, 3 Nov 2017 14:48:10 +0100 (CET) Received: from boulder03.se.axis.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id A0F6F1E078; Fri, 3 Nov 2017 14:48:10 +0100 (CET) Received: from seth.se.axis.com (unknown [10.0.2.172]) by boulder03.se.axis.com (Postfix) with ESMTP; Fri, 3 Nov 2017 14:48:10 +0100 (CET) Received: from lnxartpec1.se.axis.com (lnxartpec1.se.axis.com [10.88.4.10]) by seth.se.axis.com (Postfix) with ESMTP id 92D4C2629; Fri, 3 Nov 2017 14:48:10 +0100 (CET) Received: by lnxartpec1.se.axis.com (Postfix, from userid 20283) id 8F2E740101; Fri, 3 Nov 2017 14:48:10 +0100 (CET) From: Niklas Cassel To: Bjorn Helgaas , Kishon Vijay Abraham I , Jingoo Han , Niklas Cassel , Peter Robinson , Jianguo Sun , Arnd Bergmann , Xiaowei Song , Tomasz Nowicki , Gabriele Paoloni , Dongdong Liu Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v4 07/17] PCI: dwc: dra7xx: Refactor Kconfig and Makefile handling for host/ep mode Date: Fri, 3 Nov 2017 14:47:11 +0100 Message-Id: <20171103134722.5532-8-niklas.cassel@axis.com> X-Mailer: git-send-email 2.14.2 In-Reply-To: <20171103134722.5532-1-niklas.cassel@axis.com> References: <20171103134722.5532-1-niklas.cassel@axis.com> X-TM-AS-GCONF: 00 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Refactor the Kconfig and Makefile handling for host/ep mode, since the previous handling was a bit unorthodox and would have been a bit bloated once more DWC based controllers added support for ep mode. Signed-off-by: Niklas Cassel Acked-by: Kishon Vijay Abraham I --- drivers/pci/dwc/Kconfig | 45 ++++++++++++++++++++++----------------------- drivers/pci/dwc/Makefile | 4 +--- 2 files changed, 23 insertions(+), 26 deletions(-) diff --git a/drivers/pci/dwc/Kconfig b/drivers/pci/dwc/Kconfig index 113e09440f85..3954353e3e2e 100644 --- a/drivers/pci/dwc/Kconfig +++ b/drivers/pci/dwc/Kconfig @@ -15,39 +15,38 @@ config PCIE_DW_EP select PCIE_DW config PCI_DRA7XX - bool "TI DRA7xx PCIe controller" - depends on SOC_DRA7XX || COMPILE_TEST - depends on (PCI && PCI_MSI_IRQ_DOMAIN) || PCI_ENDPOINT - depends on OF && HAS_IOMEM && TI_PIPE3 - help - Enables support for the PCIe controller in the DRA7xx SoC. There - are two instances of PCIe controller in DRA7xx. This controller can - work either as EP or RC. In order to enable host-specific features - PCI_DRA7XX_HOST must be selected and in order to enable device- - specific features PCI_DRA7XX_EP must be selected. This uses - the DesignWare core. - -if PCI_DRA7XX + bool config PCI_DRA7XX_HOST - bool "PCI DRA7xx Host Mode" - depends on PCI - depends on PCI_MSI_IRQ_DOMAIN + bool "TI DRA7xx PCIe controller Host Mode" + depends on SOC_DRA7XX || COMPILE_TEST + depends on PCI && PCI_MSI_IRQ_DOMAIN + depends on OF && HAS_IOMEM && TI_PIPE3 select PCIE_DW_HOST + select PCI_DRA7XX default y help - Enables support for the PCIe controller in the DRA7xx SoC to work in - host mode. + Enables support for the PCIe controller in the DRA7xx SoC to work in + host mode. There are two instances of PCIe controller in DRA7xx. + This controller can work either as EP or RC. In order to enable + host-specific features PCI_DRA7XX_HOST must be selected and in order + to enable device-specific features PCI_DRA7XX_EP must be selected. + This uses the DesignWare core. config PCI_DRA7XX_EP - bool "PCI DRA7xx Endpoint Mode" + bool "TI DRA7xx PCIe controller Endpoint Mode" + depends on SOC_DRA7XX || COMPILE_TEST depends on PCI_ENDPOINT + depends on OF && HAS_IOMEM && TI_PIPE3 select PCIE_DW_EP + select PCI_DRA7XX help - Enables support for the PCIe controller in the DRA7xx SoC to work in - endpoint mode. - -endif + Enables support for the PCIe controller in the DRA7xx SoC to work in + endpoint mode. There are two instances of PCIe controller in DRA7xx. + This controller can work either as EP or RC. In order to enable + host-specific features PCI_DRA7XX_HOST must be selected and in order + to enable device-specific features PCI_DRA7XX_EP must be selected. + This uses the DesignWare core. config PCIE_DW_PLAT bool "Platform bus based DesignWare PCIe Controller" diff --git a/drivers/pci/dwc/Makefile b/drivers/pci/dwc/Makefile index 54f56f6e9236..260589bd4e1d 100644 --- a/drivers/pci/dwc/Makefile +++ b/drivers/pci/dwc/Makefile @@ -2,9 +2,7 @@ obj-$(CONFIG_PCIE_DW) += pcie-designware.o obj-$(CONFIG_PCIE_DW_HOST) += pcie-designware-host.o obj-$(CONFIG_PCIE_DW_EP) += pcie-designware-ep.o obj-$(CONFIG_PCIE_DW_PLAT) += pcie-designware-plat.o -ifneq ($(filter y,$(CONFIG_PCI_DRA7XX_HOST) $(CONFIG_PCI_DRA7XX_EP)),) - obj-$(CONFIG_PCI_DRA7XX) += pci-dra7xx.o -endif +obj-$(CONFIG_PCI_DRA7XX) += pci-dra7xx.o obj-$(CONFIG_PCI_EXYNOS) += pci-exynos.o obj-$(CONFIG_PCI_IMX6) += pci-imx6.o obj-$(CONFIG_PCIE_SPEAR13XX) += pcie-spear13xx.o -- 2.14.2 From 1585924012780770545@xxx Tue Dec 05 06:23:18 +0000 2017 X-GM-THRID: 1585924012780770545 X-Gmail-Labels: Inbox,Category Forums,HistoricalUnread