Received: by 2002:ab2:6857:0:b0:1ef:ffd0:ce49 with SMTP id l23csp3113905lqp; Mon, 25 Mar 2024 22:26:26 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCWYfbd/vrYd4rCIYj2+8ycRcjeZ8PDRrKc4EC0hLTRiouSolPZW2llHNPkwawIHa9dNYdIL93mCiyvKZwB5zYi0i0J2MY9vCrwt+nOfvg== X-Google-Smtp-Source: AGHT+IHVRGoRWIaN9OBx3zqRe5HukfwzWQEearTrFELh8lfEeHxhp4mLl6OOWxCtK9bLhzAvRHlD X-Received: by 2002:a05:6871:7818:b0:220:8c42:1179 with SMTP id oy24-20020a056871781800b002208c421179mr2308790oac.40.1711430785835; Mon, 25 Mar 2024 22:26:25 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1711430785; cv=pass; d=google.com; s=arc-20160816; b=aDJ3LUijveo6Qae0jsB/7814wlyxLaM28SdNRHEST8kBVdNuRnFhnkfJGnGSbfOluv hNqRMJ5oDHMqGOToVKQHRaUdpORNQmt6iGUEqc+WVEZP71FZTdG9+PMQR2bV3vN8sFL6 XbbAgh1sXY1B8S6wHuwO0/fXWBEVdv5lAs5SaooB78SDTD67yA+UIn0zl0oDZwUu6+Z6 zzyAEG9N1bAooFBvh2OZZrsjnOHodkyKoK04nIo60WWP590uWEdz9ea+ID7mw0AZfzbE EuM+EswDoEFaOYyaXk3hWlOVTWHOZl/4aT74cQhzczaxATeJasE/prUxEjSdMdHKu0DD U/ew== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id:dkim-signature; bh=0yygey1rH/sTgcnafUAiQGFwIArwPDmg51U950nlkgU=; fh=U2Js+h1dJz4iRC+knjEAekUMDQccFfQV1XdArCkH8Ps=; b=TJhSPJQ6z/n52lI4o6n2TaszulOIuaRQK3YHUKorUeM8zx+WC5/obF03xFKIkoBzQM MjxIUUHkH3y6J87g8Jl4dFQhTzyXCiK+cwdCgvfOWiXlFJcR5ZQXkuzRfCbxmZ+g4Ew+ O94ZOmPfZI267c1hu5bFjMNDJJCFvNabMsQlxtdmlOTVMMIcbqjkj3AbVN5PTW1ljMwf X5x6HLCFJY0h1D1L/JZTGfsZ3iOzwJIlgZ2O+FjIQiMdUQMYd9IhIbltZNVp5Q5MtRVw TkXrEfGFe1hWv5W3SqkiK/mwYj0FFRJc49pbpUgSn5+LmMjtMOrGYRc0Cef9t0gdx2sq JgDg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=HSp5EfT1; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-118373-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-118373-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id g28-20020aa79ddc000000b006e684c6f942si6604926pfq.122.2024.03.25.22.26.25 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 25 Mar 2024 22:26:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-118373-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=HSp5EfT1; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-118373-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-118373-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id 4A3CA2E06A8 for ; Tue, 26 Mar 2024 05:26:25 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 069DC129A7C; Tue, 26 Mar 2024 05:26:18 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="HSp5EfT1" Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 217D874BEB; Tue, 26 Mar 2024 05:26:14 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711430776; cv=none; b=uDhl1BrVIbMlQxhYyF5Jp6hMGSfS4hAmDj81m+GAxjKtOZNW/hgN4Swldp5hP4YwlumXg5zkp6h7UpKqArHY+rTIL6sY4J5eiX5bFrdqAlTQQe8Hz52DtpCWo/S0bi82LLr+tSuczsamUpVv1aY0+/GxVfE09hUhpb958hU8CvU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711430776; c=relaxed/simple; bh=L+L9VRh5qtEdGp7ZtYuNEvXJUZUZjBEENaQAIJWo2tc=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=mxZ7U1D8hrv4PFxbV053+lDWl+wytOvV1CM0Q1teXCF9QAy6zH39zsHMj/bwz8cHMxxMEsdY81TI29crwnae64Jfcn0cVM4yFF3SJWuNgnMKKwxbcQytqxcApGObroBVyUeOmN+j/tvrUoO8XvgaEszffBui0Vs+OO4sJubd0I8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=HSp5EfT1; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 42PNvJHq026281; Tue, 26 Mar 2024 05:26:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= message-id:date:mime-version:subject:to:cc:references:from :in-reply-to:content-type:content-transfer-encoding; s= qcppdkim1; bh=0yygey1rH/sTgcnafUAiQGFwIArwPDmg51U950nlkgU=; b=HS p5EfT1uar28v/Yryvtqvc+KP7Tc9JvrZnx01axaNekVgRqaIiXwj97y2yhb/8mqX JUW62p4KcCKIDlTpzGb76S1lNe9ohvlewfpxLn3ck3q6hAz5N5XFTIQvYLTJppR3 AvCX269QSGyibD5EH0XX2GtRKxyDeK8TsIlEO5t7yFS/qQ3oHDbfyVX2z5D1CmOg lbpHVF2mhrSfBKnwzIDi5avhfxIEXMd7k+Bu0VG3hnDobel5uzm+3BUCB/MreL4v yGssanIPJQVdKnfrkwXejKrvbDLS2PpZ2b5z4tI7ESPfSFYuGAgnfWMICtsD7k4f LVRXz/BD6Q3aNrXzH2aA== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3x38ama6m7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 26 Mar 2024 05:26:03 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 42Q5Q2A9026590 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 26 Mar 2024 05:26:02 GMT Received: from [10.131.33.37] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Mon, 25 Mar 2024 22:25:58 -0700 Message-ID: <058ab02e-5d49-8637-f995-b7d7458f8b44@quicinc.com> Date: Tue, 26 Mar 2024 10:55:55 +0530 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.11.0 Subject: Re: [PATCH V3 2/2] cpufreq: scmi: Register for limit change notifications To: Lukasz Luba CC: , Cristian Marussi , , , , , , , , , , References: <20240227181632.659133-1-quic_sibis@quicinc.com> <20240227181632.659133-3-quic_sibis@quicinc.com> <2608b2d8-f3b0-b4f5-f8e4-1f2242043ded@quicinc.com> <64c6a1bc-92f2-4f44-ab10-cbd2473746f3@arm.com> <18c249b2-ce8c-435b-8d65-a1770a1f294e@arm.com> <7c82b316-89d9-470d-b46d-f86e81e2add3@arm.com> <66ca73cc-8bdd-453a-951c-5e0166340edd@arm.com> <08018d07-79cf-cebd-aba5-214afbc5001d@quicinc.com> Content-Language: en-US From: Sibi Sankar In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: iS3g_phQvBljSVhzQt35gWQNEJsCYSke X-Proofpoint-GUID: iS3g_phQvBljSVhzQt35gWQNEJsCYSke X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-03-26_02,2024-03-21_02,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 malwarescore=0 suspectscore=0 adultscore=0 bulkscore=0 priorityscore=1501 mlxscore=0 clxscore=1011 mlxlogscore=999 lowpriorityscore=0 impostorscore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2403210001 definitions=main-2403260033 On 3/22/24 16:15, Lukasz Luba wrote: > Hi Sibi, > > On 3/1/24 05:31, Sibi Sankar wrote: >> >> >> On 2/29/24 19:45, Lukasz Luba wrote: >>> >>> >>> On 2/29/24 12:11, Cristian Marussi wrote: >>>> On Thu, Feb 29, 2024 at 11:45:41AM +0000, Lukasz Luba wrote: >>>>> >>>>> >>>>> On 2/29/24 11:28, Cristian Marussi wrote: >>>>>> On Thu, Feb 29, 2024 at 10:22:39AM +0000, Lukasz Luba wrote: >>>>>>> >>>>>>> >>>>>>> On 2/29/24 09:59, Lukasz Luba wrote: >>>>>>>> >>>>>>>> >>>>>>>> On 2/28/24 17:00, Sibi Sankar wrote: >>>>>>>>> >>>>>>>>> >>>>>>>>> On 2/28/24 18:54, Lukasz Luba wrote: >>>>>>>>>> >>>>>>>>>> >>>>>>>>>> On 2/27/24 18:16, Sibi Sankar wrote: >>>>>>>>>>> Register for limit change notifications if supported and use >>>>>>>>>>> the throttled >>>>>>>>>>> frequency from the notification to apply HW pressure. >>>>>>>>> >>>>>>>>> Lukasz, >>>>>>>>> >>>>>>>>> Thanks for taking time to review the series! >>>>>>>>> >>>>>>>>>>> >>>>>>>>>>> Signed-off-by: Sibi Sankar >>>>>>>>>>> --- >>>>>>>>>>> >>>>>>>>>>> v3: >>>>>>>>>>> * Sanitize range_max received from the notifier. [Pierre] >>>>>>>>>>> * Update commit message. >>>>>>>>>>> >>>>>>>>>>> � drivers/cpufreq/scmi-cpufreq.c | 29 >>>>>>>>>>> ++++++++++++++++++++++++++++- >>>>>>>>>>> � 1 file changed, 28 insertions(+), 1 deletion(-) >>>>>>>>>>> >>>>>>>>>>> diff --git a/drivers/cpufreq/scmi-cpufreq.c >>>>>>>>>>> b/drivers/cpufreq/scmi-cpufreq.c >>>>>>>>>>> index 76a0ddbd9d24..78b87b72962d 100644 >>>>>>>>>>> --- a/drivers/cpufreq/scmi-cpufreq.c >>>>>>>>>>> +++ b/drivers/cpufreq/scmi-cpufreq.c >>>>>>>>>>> @@ -25,9 +25,13 @@ struct scmi_data { >>>>>>>>>>> ����� int domain_id; >>>>>>>>>>> ����� int nr_opp; >>>>>>>>>>> ����� struct device *cpu_dev; >>>>>>>>>>> +��� struct cpufreq_policy *policy; >>>>>>>>>>> ����� cpumask_var_t opp_shared_cpus; >>>>>>>>>>> +��� struct notifier_block limit_notify_nb; >>>>>>>>>>> � }; >>>>>>>>>>> +const struct scmi_handle *handle; >>>>>>>> >>>>>>>> I've missed this bit here. >>>>>>> >>>>>>> So for this change we actually have to ask Cristian or Sudeep >>>>>>> because I'm not sure if we have only one 'handle' instance >>>>>>> for all cpufreq devices. >>>>>>> >>>>>>> If we have different 'handle' we cannot move it to the >>>>>>> global single pointer. >>>>>>> >>>>>>> Sudeep, Cristian what do you think? >>>>>> >>>>>> I was just replying noticing this :D .... since SCMI drivers can be >>>>>> probed multiple times IF you defined multiple scmi top nodes in >>>>>> your DT >>>>>> containing the same protocol nodes, they receive a distinct >>>>>> sdev/handle/ph >>>>>> for each probe...so any attempt to globalize these wont work...BUT... >>>>>> >>>>>> ...this is a bit of a weird setup BUT it is not against the spec >>>>>> and it can >>>>>> be used to parallelize more the SCMI accesses to disjont set of >>>>>> resources >>>>>> within the same protocol (a long story here...) AND this type of >>>>>> setup is >>>>>> something that it is already used by some other colleagues of Sibi >>>>>> working >>>>>> on a different line of products (AFAIK)... >>>>>> >>>>>> So, for these reasons, usually, all the other SCMI drivers have >>>>>> per-instance >>>>>> non-global references to handle/sdev/ph.... >>>>>> >>>>>> ...having said that, thought, looking at the structure of CPUFReq >>>>>> drivers, I am not sure that they can stand such a similar setup >>>>>> where multiple instances of this same driver are probed >>>>>> >>>>>> .... indeed the existent *ph refs above is already global....so it >>>>>> wont already >>>>>> work anyway in case of multiple instances now... >>>>>> >>>>>> ...and if I look at how CPUFreq expects the signature of >>>>>> scmi_cpufreq_get_rate() >>>>>> to be annd how it is implemented now using the global *ph >>>>>> reference, it is >>>>>> clearly already not working cleanly on a multi-instance setup... >>>>>> >>>>>> ...now...I can imagine how to (maybe) fix the above removing the >>>>>> globals and >>>>>> fixing this, BUT the question, more generally, is CPUFreq supposed >>>>>> to work at all in >>>>>> this multi-probed mode of operation ? >>>>>> Does it even make sense to be able to support this in CPUFREQ ? >>>>>> >>>>>> (as an example in cpufreq,c there is static global cpufreq_driver >>>>>>    pointing to the arch-specific configured driver BUT that also >>>>>> holds >>>>>>    some .driver_data AND that cleraly wont be instance specific if >>>>>> you >>>>>>    probe multiple times and register with CPUFreq multiple times...) >>>>>> >>>>>>    More questions than answers here :D >>>>>> >>>>> >>>>> Thanks Cristian for instant response. Yes, indeed now we have more >>>>> questions :) (which is good). But that's good description of the >>>>> situation. >>>>> >>>>> So lets consider a few option what we could do now: >>>>> 1. Let Sibi add another global state the 'handle' but add >>>>>     a BUG_ON() or WARN_ON() in the probe path if the next >>>>>     'handle' instance is different than already set in global. >>>>>     This would simply mean that we don't support (yet) >>>>>     such configuration in a platform. As you said, we >>>>>     already have the *ph global, so maybe such platforms >>>>>     with multiple instances for this particular cpufreq and >>>>>     performance protocol don't exist yet. >>>> >>>> Yes this is the quickst way (and a WARN_ON() is better I'd say) but >>>> there >>>> are similar issues of "unicity" currently already with another >>>> vendor SCMI >>>> drivers and custom protocol currently under review, so I was >>>> thinking to >>>> add a new common mechanism in SCMI to handle this ... not thought about >>>> this really in depth and I want to chat with Sudeep about this... >>>> >>>>> 2. Ask Sibi to wait with this change, till we refactor the >>>>>     exiting driver such that it could support easily those >>>>>     multiple instances. Then pick up this patch set. >>>>>     Although, we would also like to have those notifications from our >>>>>     Juno SCP reference FW, so the feature is useful. >>>>> 3. Ask Sibi to refactor his patch to somehow get the 'handle' >>>>>     in different way, using exiting code and not introduce this >>>>> global. >>>>> >>>> >>>>> IHMO we could do this in steps: 1. and then 2. When >>>>> we create some mock platform to test this refactoring we can >>>>> start cleaning it. >> >> I should be able to volunteer a platform to test against when >> we have things ready. >> >>>>> >>>> >>>> Both of these options really beg an answer to my original previous q >>>> question...if we somehow enable this multi-probe support in the >>>> scmi-cpufreq.c driver by avoiding glbals refs, does this work at all in >>>> the context of CPUFreq ? >>> >>> I don't know yet. >>> >>>> >>>> ...or it is just that CPUFreq cannot handle such a configuration (and >>>> maybe dont want to) and so the only solution here is just 1. at >>>> first and >>>> then a common refined mechanism (as mentioned above) to ensure this >>>> "unicity" >>>> of the probes for some drivers ? >>> >>> This sounds reasonable. >>> >>>> >>>> I'm not familiar enough to grasp if this "multi-probed" mode of >>>> operation is >>>> allowed/supported by CPUFreq and, more important, if it makes any sense >>>> at all to be a supported mode... >>>> >>> >>> OK, let me check some stuff in the code and think for a while on that. >>> Thanks Cristian! >>> >>> Sibi, please give me a few days. In the meantime you can continue >>> on the 'boost' patch set probably. >> >> sure, thanks. I've plenty things to send out so no hurry ;) >> >> -Sibi >> > > I've went through the cpufreq. It's quite complicated how those > policies, cpus, drivers are setup. Although, IHMO we should be > safe with you current proposal in this patch. > > As we discussed with Cristian, we can take that approach further. > > Therefore, you can add: > > Reviewed-by: Lukasz Luba Thanks, I'll re-spin the series with a WARN_ON() in the interim. -Sibi > > Regards, > Lukasz