Received-SPF: pass (google.com: domain of linux-kernel+bounces-122450-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
From: carlos.song@nxp.com
To: shawnguo@kernel.org,
	robh@kernel.org,
	krzysztof.kozlowski+dt@linaro.org,
	conor+dt@kernel.org
Cc: frank.li@nxp.com,
	linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Subject: [PATCH] arm64: dts: lx2160a: add pinmux and i2c gpio to support bus recovery
Date: Thu, 28 Mar 2024 14:14:19 +0800
Message-Id: <20240328061419.1956329-1-carlos.song@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?z4Dpg3Apdeg98ofOluae8qTK37+nURgX7f3tevXqlDUhWgIewxOx6jKWPWaz?=
 =?us-ascii?Q?IbYXSleva+O/Vo79Ox6R9qUUM2ThWzX0epRh0AjG6MAiMdYy7VDSYtbJEHpf?=
 =?us-ascii?Q?oT5OkW/8fMr/kqdmj4BoIZWORZJiVbX/E+U9Ek4UobBasr6Z2wNcmcooTWgD?=
 =?us-ascii?Q?hvngVnrsKrLFpV5NJWflqIE/831i+w+hZW4IqGjeGOdGLXfKXYz8sQi998KR?=
 =?us-ascii?Q?cKBTdp/F4OsQYfNg0IkE3XSUQvftdIP5K4uc8w/C0YetgJy8JlTrtx+4gYSb?=
 =?us-ascii?Q?lKaovRa1TjfbsAi3Io3hIycNUW9c5/3nP268r9RhH4LpwTFTD/RMe/X18WTX?=
 =?us-ascii?Q?1Vw2ke6isEzxdT5YXX6oT4+LBlWVfoSn9G40LXcR3cZacqymKi0XYACnRUEH?=
 =?us-ascii?Q?EeWivMKdhdzu5dyUySq75AxNgdov0CoWOLXpvkj9xnuuz4adAsEBXKDT2413?=
 =?us-ascii?Q?njUOo90m2/ZHvZ+R41UNMKwT6lYeW3PwVp4LHz2EKCOA0D+dvLMB+Cr5bF78?=
 =?us-ascii?Q?+V5ReDD8o4Zqb7zI/2lq0QetNwavidN+WesFBZB/MGNwMjMQ0JH5LBkBnDPX?=
 =?us-ascii?Q?7SUBNVnIgm0q2oVyev33ZryEjd0LpZ2je6cjcPP7TRdEPq0qK6H/z14gWTCd?=
 =?us-ascii?Q?hs8G5WLFhDBrVw4t/SDEs9ofx7KRdW36vVb4kx88CigPErVcp7v9RMNA4NgU?=
 =?us-ascii?Q?qpIOA65h7jeyDtKswiF7u7+G14CijStKh1zC/YCttjISmcsmH6lRH1LFO/QX?=
 =?us-ascii?Q?qglU0Q4k1nWb3+ZWf42Z/jl8WtPYB+IDaUf1w30w8Zl2cQAPBFSqrotGL022?=
 =?us-ascii?Q?j0yPAgS/2Uovwi5Ttp2xgX3ye4KJLhuGSLHXBWleQjG7vQdHQJEtFKTieOLL?=
 =?us-ascii?Q?LUxogo8A9YabC0tinrtlAGraEQFoyeG2Gu32GfQgSQtxXv2tF9QrgvTOnfPs?=
 =?us-ascii?Q?XDytBjeZhsdGMxb8odNJK6h9zY5kEyRy77IIAPkqKSF32RtnYH5Z68+pP7WJ?=
 =?us-ascii?Q?xaYodhu0YxWKRmHi64WPsuPokYM9e7ycXOee28kjeOsG/DzBfRYKMjXx5BG6?=
 =?us-ascii?Q?MndQlaYCQABhBEwrOGJT18SG9JF0Y4SAFhwDbbrt1dPpvgpTMEMOIPKctBHg?=
 =?us-ascii?Q?EpS7Iw2oc3A0A4bOClw0/etBdDLG/Fafx6fxLuc0t8JXdzN1FXakgsknDAEP?=
 =?us-ascii?Q?jvHnFyFOHFm+Zm7dpGeMPT1eqlFn4cjlMzlYUajb7zqXrwq2xIe/NZ3ESNwH?=
 =?us-ascii?Q?khRohfKFfQvOrRgyOQnH2zz4cLEI7/SVo1U8jUobb6gFpGdtyENCIOc8UOQ2?=
 =?us-ascii?Q?IviD5nVIDYM0dER2ADgn/jpJEe5NPInXzJjOFNwvcRbe5X9QFieSlWzJTYzZ?=
 =?us-ascii?Q?ndbFxqElM2fd5Du4u+J5+rN4pd72FmyIBEezbKn4EnLYwGFQD5gOdeZ5QA2B?=
 =?us-ascii?Q?M4hrgvK+uo1CmuRMSZvsW97l4eegzQV54F6q2Eo71braa91EpGJznTBTLQQU?=
 =?us-ascii?Q?u56jOk88eqMVG8nR+pKwjIlt3iHen8lblZ3AJg4rrzLX8wrlQoDoBhIqxPRn?=
 =?us-ascii?Q?ZHS1B8JsJAtMJodnt5MJ6ddxhB+o9w7QExi2rhpq?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: db311c57-e74d-4dde-f4c8-08dc4eed687d
X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB5005.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Mar 2024 06:07:55.3380
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 7tyS6uo2LD8VWiFaJBPdwA2FI9POfF67b8UolbnccQXX4GPtRJYbCq8XJ4PLtFSV4vmhV8Q8zaxKM33m7VAbnQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8109

From: Carlos Song <carlos.song@nxp.com>

I2C bus recovery need a pinmux and gpio. So i2c driver can switch
gpio mode to toggle scl to recovery bus.

Add pinctrl-single node to every i2c bus on fsl-ls2160 layerscape
platform.

Signed-off-by: Carlos Song <carlos.song@nxp.com>
Reviewed-by: Frank Li <frank.li@nxp.com>

diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
index e665c629e1a1..96055593204a 100644
--- a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
+++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
@@ -748,7 +748,10 @@ i2c0: i2c@2000000 {
 			clock-names = "i2c";
 			clocks = <&clockgen QORIQ_CLK_PLATFORM_PLL
 					    QORIQ_CLK_PLL_DIV(16)>;
-			scl-gpios = <&gpio2 15 GPIO_ACTIVE_HIGH>;
+			pinctrl-names = "default", "gpio";
+			pinctrl-0 = <&i2c0_scl>;
+			pinctrl-1 = <&i2c0_scl_gpio>;
+			scl-gpios = <&gpio0 3 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 			status = "disabled";
 		};
 
@@ -761,6 +764,10 @@ i2c1: i2c@2010000 {
 			clock-names = "i2c";
 			clocks = <&clockgen QORIQ_CLK_PLATFORM_PLL
 					    QORIQ_CLK_PLL_DIV(16)>;
+			pinctrl-names = "default", "gpio";
+			pinctrl-0 = <&i2c1_scl>;
+			pinctrl-1 = <&i2c1_scl_gpio>;
+			scl-gpios = <&gpio0 31 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 			status = "disabled";
 		};
 
@@ -773,6 +780,10 @@ i2c2: i2c@2020000 {
 			clock-names = "i2c";
 			clocks = <&clockgen QORIQ_CLK_PLATFORM_PLL
 					    QORIQ_CLK_PLL_DIV(16)>;
+			pinctrl-names = "default", "gpio";
+			pinctrl-0 = <&i2c2_scl>;
+			pinctrl-1 = <&i2c2_scl_gpio>;
+			scl-gpios = <&gpio0 29 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 			status = "disabled";
 		};
 
@@ -785,6 +796,10 @@ i2c3: i2c@2030000 {
 			clock-names = "i2c";
 			clocks = <&clockgen QORIQ_CLK_PLATFORM_PLL
 					    QORIQ_CLK_PLL_DIV(16)>;
+			pinctrl-names = "default", "gpio";
+			pinctrl-0 = <&i2c3_scl>;
+			pinctrl-1 = <&i2c3_scl_gpio>;
+			scl-gpios = <&gpio0 27 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 			status = "disabled";
 		};
 
@@ -797,7 +812,10 @@ i2c4: i2c@2040000 {
 			clock-names = "i2c";
 			clocks = <&clockgen QORIQ_CLK_PLATFORM_PLL
 					    QORIQ_CLK_PLL_DIV(16)>;
-			scl-gpios = <&gpio2 16 GPIO_ACTIVE_HIGH>;
+			pinctrl-names = "default", "gpio";
+			pinctrl-0 = <&i2c4_scl>;
+			pinctrl-1 = <&i2c4_scl_gpio>;
+			scl-gpios = <&gpio0 25 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 			status = "disabled";
 		};
 
@@ -810,6 +828,10 @@ i2c5: i2c@2050000 {
 			clock-names = "i2c";
 			clocks = <&clockgen QORIQ_CLK_PLATFORM_PLL
 					    QORIQ_CLK_PLL_DIV(16)>;
+			pinctrl-names = "default", "gpio";
+			pinctrl-0 = <&i2c5_scl>;
+			pinctrl-1 = <&i2c5_scl_gpio>;
+			scl-gpios = <&gpio0 23 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 			status = "disabled";
 		};
 
@@ -822,6 +844,10 @@ i2c6: i2c@2060000 {
 			clock-names = "i2c";
 			clocks = <&clockgen QORIQ_CLK_PLATFORM_PLL
 					    QORIQ_CLK_PLL_DIV(16)>;
+			pinctrl-names = "default", "gpio";
+			pinctrl-0 = <&i2c6_scl>;
+			pinctrl-1 = <&i2c6_scl_gpio>;
+			scl-gpios = <&gpio1 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 			status = "disabled";
 		};
 
@@ -834,6 +860,10 @@ i2c7: i2c@2070000 {
 			clock-names = "i2c";
 			clocks = <&clockgen QORIQ_CLK_PLATFORM_PLL
 					    QORIQ_CLK_PLL_DIV(16)>;
+			pinctrl-names = "default", "gpio";
+			pinctrl-0 = <&i2c7_scl>;
+			pinctrl-1 = <&i2c7_scl_gpio>;
+			scl-gpios = <&gpio1 18 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 			status = "disabled";
 		};
 
@@ -1669,6 +1699,80 @@ pcs18: ethernet-phy@0 {
 			};
 		};
 
+		pinmux_i2crv: pinmux@70010012c {
+			compatible = "pinctrl-single";
+			reg = <0x00000007 0x0010012c 0x0 0xc>;
+			#address-cells = <2>;
+			#size-cells = <2>;
+			pinctrl-single,bit-per-mux;
+			pinctrl-single,register-width = <32>;
+			pinctrl-single,function-mask = <0x7>;
+
+			i2c1_scl: i2c1-scl-pins {
+				pinctrl-single,bits = <0x0 0 0x7>;
+			};
+
+			i2c1_scl_gpio: i2c1-scl-gpio-pins {
+				pinctrl-single,bits = <0x0 0x1 0x7>;
+			};
+
+			i2c2_scl: i2c2-scl-pins {
+				pinctrl-single,bits = <0x0 0 (0x7 << 3)>;
+			};
+
+			i2c2_scl_gpio: i2c2-scl-gpio-pins {
+				pinctrl-single,bits = <0x0 (0x1 << 3) (0x7 << 3)>;
+			};
+
+			i2c3_scl: i2c3-scl-pins {
+				pinctrl-single,bits = <0x0 0 (0x7 << 6)>;
+			};
+
+			i2c3_scl_gpio: i2c3-scl-gpio-pins {
+				pinctrl-single,bits = <0x0 (0x1 << 6) (0x7 << 6)>;
+			};
+
+			i2c4_scl: i2c4-scl-pins {
+				pinctrl-single,bits = <0x0 0 (0x7 << 9)>;
+			};
+
+			i2c4_scl_gpio: i2c4-scl-gpio-pins {
+				pinctrl-single,bits = <0x0 (0x1 << 9) (0x7 << 9)>;
+			};
+
+			i2c5_scl: i2c5-scl-pins {
+				pinctrl-single,bits = <0x0 0 (0x7 << 12)>;
+			};
+
+			i2c5_scl_gpio: i2c5-scl-gpio-pins {
+				pinctrl-single,bits = <0x0 (0x1 << 12) (0x7 << 12)>;
+			};
+
+			i2c6_scl: i2c6-scl-pins {
+				pinctrl-single,bits = <0x4 0x2 0x7>;
+			};
+
+			i2c6_scl_gpio: i2c6-scl-gpio-pins {
+				pinctrl-single,bits = <0x4 0x1 0x7>;
+			};
+
+			i2c7_scl: i2c7-scl-pins {
+				pinctrl-single,bits = <0x4 0x2 0x7>;
+			};
+
+			i2c7_scl_gpio: i2c7-scl-gpio-pins {
+				pinctrl-single,bits = <0x4 0x1 0x7>;
+			};
+
+			i2c0_scl: i2c0-scl-pins {
+				pinctrl-single,bits = <0x8 0 (0x7 << 10)>;
+			};
+
+			i2c0_scl_gpio: i2c0-scl-gpio-pins {
+				pinctrl-single,bits = <0x8 (0x1 << 10) (0x7 << 10)>;
+			};
+		};
+
 		fsl_mc: fsl-mc@80c000000 {
 			compatible = "fsl,qoriq-mc";
 			reg = <0x00000008 0x0c000000 0 0x40>,
-- 
2.34.1