Received: by 2002:ab2:b82:0:b0:1f3:401:3cfb with SMTP id 2csp917313lqh; Fri, 29 Mar 2024 00:34:11 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCUQ+jmALzZ/A7sqDBDGcSPEmWZbaezPGFGJJ7bXbbprDSWcQkE+agYVQuTd9yLdm0qSR6tWburxQg/ScwKlTtiI1M1o/7+MTFboQxeHtw== X-Google-Smtp-Source: AGHT+IH7AWjzvHORxvdOHbFNR19mnjRiP+kCt2MTRjlAr1xSb0rilu/0wF20svnwwSysK851DBki X-Received: by 2002:a17:902:d491:b0:1e0:c571:d644 with SMTP id c17-20020a170902d49100b001e0c571d644mr1712523plg.8.1711697651419; Fri, 29 Mar 2024 00:34:11 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1711697651; cv=pass; d=google.com; s=arc-20160816; b=mGESMFceBz9xyxOunj4KE6Q0qIBXqGTVlyIOkbUzPjjYvc0G0+mB4C/dnrSupu6RAl AAjnnklep+GpT60UfLC/6COLP6zqGEWaUN5YfQoami6RnwoahOKMZQpgB/37+wqr48hb 3uZ/UkM1zBx5NHsU9hFi+wAfnrHkUJf9O4iEA+FcbaMe3q/EpxNaKKqLs5yJ6bXZG1sP F3O4B8rYRp/MT1KK77tcun56sKhtPFzJfdkluAO4kckNbYe/N71ucBJNYfQcJ7H/1SZY Ssn+tQhKUdMxo/p6LusfSWIeUQehfElqprxI9tlbm4RZ0o7GdXxMQ++2wiyl8lCGT4zx w4Vw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-disposition:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:message-id:subject:cc :to:from:date:dkim-signature; bh=HpMuiMtdVGcoMQe6fSGTBiX6Ovjr6rSVQlyKdjqvo3o=; fh=AnSUxgDwGPQn3+pYPsZ43+2WUmhPnSGzqlsD/c81xyE=; b=Yy5eKbPqoQ2vwNI/Cpmjsug9T5RfB5i2Np/5hZuuXDZwK4+iUY6uRC4dt1NtYasjVv sYgucyXmY5yAMHWDrzgH7tCaoaLbrjI9w1Yp4PevXApGgRlWTwtYF6QOIvHdOQHAmjwN FmPbHU7iCk42Fw2vjXPReKuni8ZBjkVICHyqGtXMhSeOWs3uaHdIpejKz/cKNEFntImE ztSpEm3Fc78eoiLSUMRe/RIIvW7gyprznYp3EV/Q5Rf2co3/L6vC/bPtq1a2NLFHH0/I dMtJbREvPoBHdwK97mKN6mN+fCuZsbjuUtucAS9mKt7om9uMT8MLJsd1jC/5AUWKXmon Ya/A==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=q9KYzPmV; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-124245-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-124245-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=microchip.com Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id w8-20020a170902e88800b001d96401fbfcsi3163386plg.521.2024.03.29.00.34.10 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Mar 2024 00:34:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-124245-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=q9KYzPmV; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-124245-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-124245-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 4F139B2282C for ; Fri, 29 Mar 2024 07:29:15 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 178E3481B1; Fri, 29 Mar 2024 07:26:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="q9KYzPmV" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B234640852; Fri, 29 Mar 2024 07:26:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.154.123 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711697187; cv=none; b=hw6Eis9ddJb9IwD2cv+WrzkxEgnn3ggAGYt54NetTIUX2no+Qrv0lhTaC+E5WVBzbiJIvjMpiaLQysG1JxwHd770r0LyUJHdm1b/q8aDwKBYYlSxZoRZslPS3kXXSgQ5MgGh57+kr4yI6ZvJX+kDedmgKjv3cgW5fKfFcadPR2I= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711697187; c=relaxed/simple; bh=bInZpQe27T+FP7otvnqd8TxPV4Zh13QdnbFoeMPgJnc=; h=Date:From:To:CC:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=eENRMVkbYq0Ozk126qilqOn8vnqfbV0JoR/eKYpsdKXVETtdecyS5UKOqPO2VsixeRY8cHbpY3eohIsJcaUAL0650rRGo3ZD6Ky4pa1pBOc1DO8djG6pkN3YaZLCtmRqcOv45EDzuuHsmkBVbYlLSmYaXF/XLFhSY51t1mbEMJo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=q9KYzPmV; arc=none smtp.client-ip=68.232.154.123 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1711697184; x=1743233184; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=bInZpQe27T+FP7otvnqd8TxPV4Zh13QdnbFoeMPgJnc=; b=q9KYzPmVJjrJ6tgXYfLM0nykx+0MF85Rv9lRi5SK4IlswgbmhkfvpkU1 McZnx1IyjywhW5dOhKUiDz/GYTG5lhKOpC8z/eLroZ2E3dNbOdE4dc0Sx CoQYB1SdH2Uud/yTiymvOP7RFYNJkYnOWMq9kpmSTTTz1obfHZI/eeWhL kndenZr2p7+q6SLDRTRiSav3rYwG2B8fTT8xWvhCQfj9Yr5NrRZORoGDm axA2QjRMetVFd7MbTexiRrdvy3hwf5j8IFtHXTN5d8Fnz1CaJaKV+OGOD kLrwA7mokw6PLG5tkRX9l5VAMPE8t22/nfeLGPiJZsp6kDMAQZ5Lv2HUh Q==; X-CSE-ConnectionGUID: 15IXURycT2uyFkZ6j12usw== X-CSE-MsgGUID: 3NX0TeF6T2SxAshBbDmoVA== X-IronPort-AV: E=Sophos;i="6.07,164,1708412400"; d="asc'?scan'208";a="18569006" X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 29 Mar 2024 00:26:21 -0700 Received: from chn-vm-ex03.mchp-main.com (10.10.85.151) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Fri, 29 Mar 2024 00:25:57 -0700 Received: from wendy (10.10.85.11) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35 via Frontend Transport; Fri, 29 Mar 2024 00:25:45 -0700 Date: Fri, 29 Mar 2024 07:24:57 +0000 From: Conor Dooley To: Deepak Gupta CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , Subject: Re: [PATCH v2 04/27] riscv: zicfiss/zicfilp enumeration Message-ID: <20240329-condition-morse-c3d02720853a@wendy> References: <20240329044459.3990638-1-debug@rivosinc.com> <20240329044459.3990638-5-debug@rivosinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="kiXl0dlDZ9ZIiu8P" Content-Disposition: inline In-Reply-To: <20240329044459.3990638-5-debug@rivosinc.com> --kiXl0dlDZ9ZIiu8P Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Thu, Mar 28, 2024 at 09:44:36PM -0700, Deepak Gupta wrote: > Adds description in dt-bindings (extensions.yaml) >=20 > This patch adds support for detecting zicfiss and zicfilp. zicfiss and zi= cfilp > stands for unprivleged integer spec extension for shadow stack and branch > tracking on indirect branches, respectively. >=20 > This patch looks for zicfiss and zicfilp in device tree and accordinlgy l= ights > up bit in cpu feature bitmap. Furthermore this patch adds detection utili= ty > functions to return whether shadow stack or landing pads are supported by > cpu. >=20 > Signed-off-by: Deepak Gupta > --- > .../devicetree/bindings/riscv/extensions.yaml | 10 ++++++++++ Checkpatch should have told you that bindings changes need to be in separate patches. Thanks, Conor. > arch/riscv/include/asm/cpufeature.h | 13 +++++++++++++ > arch/riscv/include/asm/hwcap.h | 2 ++ > arch/riscv/include/asm/processor.h | 1 + > arch/riscv/kernel/cpufeature.c | 2 ++ --kiXl0dlDZ9ZIiu8P Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCZgZsvgAKCRB4tDGHoIJi 0iYTAQD/x2jCSMw3PvwFsNJ6v7adg+YdWitg5NvBburVYvIikAEA0Qu7dWdDtcJk H0K8lWXiWqqumgSgXhcWgk/Gp2U1igQ= =0twh -----END PGP SIGNATURE----- --kiXl0dlDZ9ZIiu8P--