Received: by 2002:ab2:b82:0:b0:1f3:401:3cfb with SMTP id 2csp990108lqh; Fri, 29 Mar 2024 03:55:45 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCXrjswW6L4n2q8ZxCqATVjzKIDeYqNHilRBQzaQJTnFDIW7Ny6WJ8ZFuZCxsRfkB5OJVGnupOZAiNT35U5MFpsr7HINsQagTR6tw7nlOA== X-Google-Smtp-Source: AGHT+IEWRNlPh19NT/H/SZAhqfNZHtvRSGXPKxcpO7gDadxNEQhP1xSGzjDXSgL46YKOdWtqpYn+ X-Received: by 2002:a0c:f086:0:b0:696:9aba:67ff with SMTP id g6-20020a0cf086000000b006969aba67ffmr1752429qvk.0.1711709745427; Fri, 29 Mar 2024 03:55:45 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1711709745; cv=pass; d=google.com; s=arc-20160816; b=bqCkn1UgN13KKl+jb9cW3XGHtYoVuMJ7N2MjYAjbValkU+hVbTpiN4vt9vYMGR+N+s XiVgVZbhRXXiFhb28Z+r5dZZLum7DT1jCyeWdiWmO6fTJdqz52x28HqUD+83Y9epjsOv tPmW70r9EW3GCNbPLvx6CoO3nisRFoa9lfFJp97PzDEEDej8ZNDGhiM0lNq+cwHt+cp7 CC5ilJf+fLN/Hbnl8H4mbK8B8wgI9tzTNgdtm0z9q6ic1VfTvFo0DY9teTH07MhKvfAw XTco2C0fZQex+a1MjMovUkDeG3NiiXeKb9EttdnpZze3afogMkkkSjJz6wvMkgAyRGet EM4g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-disposition:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:message-id:subject:cc :to:from:date:dkim-signature; bh=FeDDBdkCPt1+HBPH/VoaH2ybUO6SoYLovOae22/h6ao=; fh=fz+rJplL0eQeP1DZN+R3RCj5prFGwWCDjdkWj7CckLw=; b=Em7SnC+GMgP31AvWvyBEj+XMe6k//+phRu3laHishqYpGFLwdZMd5uiZ+YcuMhhD3e oQDWMjcX+vTIDOVtqxX3FD+bcAckt23unqwJt1PYUFu0Bf2xvF+4U+iGiFVFmdYIsSsa 0wUsrvyUETn9fI2HkHqqQxEZwPWCmaTIoktXhVhFZzB1yKXxqXhfNO0W0R9gw8KmFKrd zKVsD19BDPurV0Pkjp5XOsb/1pdSMLZ11XmMN+C/f5tJFwrwGDlfSMbu6QcmQ4NavUKg MWCeo92vp+T+qL2opxPM8F6NNYfuUdn5e5PXW795tK+SqUZhtLPJ391CWV7+lvE7Y5Vg Mp6g==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=NmmpRATo; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-124406-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-124406-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id ec18-20020ad44e72000000b00696b139c9e4si3441647qvb.603.2024.03.29.03.55.45 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Mar 2024 03:55:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-124406-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=NmmpRATo; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-124406-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-124406-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 2C7771C23F9D for ; Fri, 29 Mar 2024 10:55:45 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 1B3E56A026; Fri, 29 Mar 2024 10:55:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="NmmpRATo" Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 93BC0364BA; Fri, 29 Mar 2024 10:55:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711709736; cv=none; b=hN3pVS59bK3dBdw6WZGG/h+rz/oczmd+SUiXe5bZx/hqW2hQtEkkZkvmFXXRqgtoY4t1j/V2Q2rP8Up8TkE20G0uQrXdO8784JV5Hz/HekCCUzx5RBajVCZXw6nNg8NNotDT6BggjIlumxn7cj+IHvWh8lE3UzDPhyxE8Rl+AdU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711709736; c=relaxed/simple; bh=1pSOXma/n4d8FmXGex5jo01/Q0vLf66OpukJQyybll4=; h=Date:From:To:CC:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=stwa1YHThEsud3otNQorZdWNsCPCNSwr50SY4csvcWKVkxgLl2mbRnTUFd7O45DEWf2lpCqN/0EJTcuPw6XhAf3WdDrSOChWS/Agn9ijTCUg75NRfLiPRbmSXLP/3jvoTdcdEowOACaTH8AcK7w7dRH8XIue77VzNfgmUhhr13Q= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=NmmpRATo; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 42T6Y1go013592; Fri, 29 Mar 2024 10:55:30 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= date:from:to:cc:subject:message-id:references:mime-version :content-type:in-reply-to; s=qcppdkim1; bh=FeDDBdkCPt1+HBPH/VoaH 2ybUO6SoYLovOae22/h6ao=; b=NmmpRAToqyj+2AAcIew4TXOQiUjAAgIRqJrvK snI8Mcp2kASjE5AnlodjXyHAuqjx6ujmbUb5O06AQd4ujcTENEsY+pdhK961G9F2 5uMYTtcTtCl4ee3rh6HxuyxAp4Vjg2WFP/hsidPU1sSm00nF03qeDQ7AcUVYCjS6 hEjiKsENsvb1gckGS6IqafDEUnE152BM4BRGZ7E1Z5GQfUresBhUCnHxn/MSfgVo dvUGbZhwCSVjWCH5pvi+8rVDuYdGVZ0QGRKpkawNJVJIXMJ2jc/vY1LKz6e30l0k PJ4aat4LYq+G41PgvsIKaWT8KNDNrvGxXhcsPkQ4TgwqNgOXA== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3x5hskhkge-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 29 Mar 2024 10:55:30 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 42TAtTbj031112 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 29 Mar 2024 10:55:29 GMT Received: from hu-varada-blr.qualcomm.com (10.80.80.8) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Fri, 29 Mar 2024 03:55:24 -0700 Date: Fri, 29 Mar 2024 16:25:21 +0530 From: Varadarajan Narayanan To: Stephen Boyd CC: , , , , , , , , , , , , , Subject: Re: [PATCH v5 4/5] clk: qcom: ipq9574: Use icc-clk for enabling NoC related clocks Message-ID: References: <20240328075936.223461-1-quic_varada@quicinc.com> <20240328075936.223461-5-quic_varada@quicinc.com> <95f4e99a60cc97770fc3cee850b62faf.sboyd@kernel.org> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: <95f4e99a60cc97770fc3cee850b62faf.sboyd@kernel.org> X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: jjW6UuSHfZeUqTUEMLdErOzDLRtEXDih X-Proofpoint-ORIG-GUID: jjW6UuSHfZeUqTUEMLdErOzDLRtEXDih X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-03-29_09,2024-03-28_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxlogscore=999 phishscore=0 clxscore=1015 bulkscore=0 suspectscore=0 priorityscore=1501 malwarescore=0 impostorscore=0 adultscore=0 mlxscore=0 spamscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2403210001 definitions=main-2403290094 On Thu, Mar 28, 2024 at 02:51:09PM -0700, Stephen Boyd wrote: > Quoting Varadarajan Narayanan (2024-03-28 00:59:35) > > diff --git a/drivers/clk/qcom/gcc-ipq9574.c b/drivers/clk/qcom/gcc-ipq9574.c > > index 0a3f846695b8..187fd9dcdf49 100644 > > --- a/drivers/clk/qcom/gcc-ipq9574.c > > +++ b/drivers/clk/qcom/gcc-ipq9574.c > > @@ -4301,6 +4302,56 @@ static const struct qcom_reset_map gcc_ipq9574_resets[] = { > > [GCC_WCSS_Q6_TBU_BCR] = { 0x12054, 0 }, > > }; > > > > +#define IPQ_APPS_ID 9574 /* some unique value */ > > How is this supposed to stay unique? The icc-clk driver expects some number that wouldn't interfere with the existing nodes. So just used the SoC id itself. > I don't understand icc_node_create() API quite honestly. Why > can't icc_clk_register() maintain some ida of allocated > numbers? Or is there some global number space that we can > "reserve" from? I'm quite amazed this is how things are > connected in interconnect framework. > > > + > > +enum { > > + ICC_ANOC_PCIE0, > > + ICC_SNOC_PCIE0, > > + ICC_ANOC_PCIE1, > > + ICC_SNOC_PCIE1, > > + ICC_ANOC_PCIE2, > > + ICC_SNOC_PCIE2, > > + ICC_ANOC_PCIE3, > > + ICC_SNOC_PCIE3, > > + ICC_SNOC_USB, > > + ICC_ANOC_USB_AXI, > > + ICC_NSSNOC_NSSCC, > > + ICC_NSSNOC_SNOC_0, > > + ICC_NSSNOC_SNOC_1, > > + ICC_NSSNOC_PCNOC_1, > > + ICC_NSSNOC_QOSGEN_REF, > > + ICC_NSSNOC_TIMEOUT_REF, > > + ICC_NSSNOC_XO_DCD, > > + ICC_NSSNOC_ATB, > > + ICC_MEM_NOC_NSSNOC, > > + ICC_NSSNOC_MEMNOC, > > + ICC_NSSNOC_MEM_NOC_1, > > +}; > > Are these supposed to be in a dt-binding header? Since these don't directly relate to the ids in the dt-bindings not sure if they will be permitted there. Will move and post a new version and get feedback. Thanks Varada > > + > > +static struct clk_hw *icc_ipq9574_hws[] = { > > + [ICC_ANOC_PCIE0] = &gcc_anoc_pcie0_1lane_m_clk.clkr.hw, > > + [ICC_SNOC_PCIE0] = &gcc_anoc_pcie1_1lane_m_clk.clkr.hw, > > + [ICC_ANOC_PCIE1] = &gcc_anoc_pcie2_2lane_m_clk.clkr.hw, > > + [ICC_SNOC_PCIE1] = &gcc_anoc_pcie3_2lane_m_clk.clkr.hw, > > + [ICC_ANOC_PCIE2] = &gcc_snoc_pcie0_1lane_s_clk.clkr.hw, > > + [ICC_SNOC_PCIE2] = &gcc_snoc_pcie1_1lane_s_clk.clkr.hw,