Received-SPF: pass (google.com: domain of linux-kernel+bounces-125179-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
From: Frank Li <Frank.Li@nxp.com>
Date: Fri, 29 Mar 2024 12:37:05 -0400
Subject: [PATCH v4 1/4] arm64: dts: imx8: add cm40 subsystem dtsi
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240329-m4_lpuart-v4-1-c11d9ca2a317@nxp.com>
References: <20240329-m4_lpuart-v4-0-c11d9ca2a317@nxp.com>
In-Reply-To: <20240329-m4_lpuart-v4-0-c11d9ca2a317@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>, Dong Aisheng <aisheng.dong@nxp.com>, 
 Alexander Stein <alexander.stein@ew.tq-group.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?emQzZ2NqVS9KZEJwWVNVS1ZJa1EvdWdvT0N1QWkvdUJLdS9RQ3l4WXpwQTR2?=
 =?utf-8?B?YWRrc1lDeW03Z1NIeFh3c1BwTG9XMmQ0V0ozRVV2QlQ0SE1GVVVLUjJhVEVa?=
 =?utf-8?B?WnVDYkF2dlpMQmc2b0dKL1dTMEx5MkFWZy9HdDhxd2pMRGVsZCtJS1VhT2lw?=
 =?utf-8?B?b2RzdnRST2Y4eWsyamFxN3JCbmdmTms3dVFPbklJTXVDRnllSVlpWE9KT3Nw?=
 =?utf-8?B?LzF4MlhkcEJsL21lOVlnOHhva0VRK3NqdDlWemxEWDNnQTBsRGREcndxVjQv?=
 =?utf-8?B?dnRDMDJ5b2VLa2dyNlVja1pVVXhJSlJRUDVrODJKdG13ZUo0M2RRYkZXdlM1?=
 =?utf-8?B?NFFtTEk3VDVtRUU2NzRKT3pwRFBodXdnTlJBV3NWKzNYZmJKaHZRYnRrck1t?=
 =?utf-8?B?bWYzYWZWVDdqQkZRNUliT3M2eG5YV0lMK0xscEZOYzM2ZEkyZ2prTGJOSjlL?=
 =?utf-8?B?UnpIcTZuOWNncnNJMmc1cVVZSnFzUWpYUU4xUVdJaTF5NnJPd0t3Tm5SYmZQ?=
 =?utf-8?B?WkZ3aU9xbmxrclhnQ2lGOXZ3QWlVMGlMTzR0eHRCSWdxYlRMWlNNM2d1RDdk?=
 =?utf-8?B?eG8xckxRaGp1b3UxczQvOVJuOVhDUHpWOEkwNHF0QXJJSXBPUUJOTWRCVnJm?=
 =?utf-8?B?NFVMWnFZMisvVVk2Q2R1SHZ0UEo5QzAxdHlGbGU0MmJsZ1NhcUFRUWY0U0tn?=
 =?utf-8?B?djlRUEJUbE1hczFXUHJybWYwTWRsOFBRMmo4SjBFbTJBZHRJRFYyS1JkT0pD?=
 =?utf-8?B?aGc2blQwQ2NIQ1JSRTMyb3BmUndqaEJEZ0NOcGNuc1hXZ2VxblRPNnlYdWtD?=
 =?utf-8?B?VUFXMWcyZUZVRkRIWUI1eGI5S1NyV01xZjVGOEpqTENPRkpSdTFGcGQwOUEr?=
 =?utf-8?B?QW9ETjJJZ0wvUndvVTJlN0lOT2RWMWRka29ncDFWanphakZhaC9oYUl1VTBN?=
 =?utf-8?B?Z21GLytOKzBLbTNsMmwrTWwvVWJzZ09tUmpPK0E2WEpBQTRFTHZtL1NTNTRB?=
 =?utf-8?B?TDRFQ3NzWDRENm1aTGVoNHVKSjJ1bGZkMzlNYXNLWWY3QWFlTjkvTy9pTDlD?=
 =?utf-8?B?bXlrSEZ6L3FMbWJpQlhrNjMvVkZwdWRRQytkcGFvYit1Rk1FU05nRmtCZndY?=
 =?utf-8?B?bmdaMWNveXdzWWFrU2hBMTZUbEY3TmZlREJmMGJOblZScXhxdWVaaXpnN0hk?=
 =?utf-8?B?RUxjd2ZiczRjanFTS2lGQUJyd2VSeUhhaWJZV2JIemNBZ3QrMXo1eng3cStr?=
 =?utf-8?B?STFSd2Ivdm9TM1ptbUtjcUhaQlNpRGdLZzBReWJxakVnaFhvQWpSK1UyWFJG?=
 =?utf-8?B?c00zWXJqTGFtTFFMSlQzcU1oeGQ3dlAvN2RhY2ZrckNmUW8xelZtN3FZc29z?=
 =?utf-8?B?UlBzR010aEFSdDFSa2pzcUhoOGxjSnM3ZkllY1dpekNTYzl3Q3dRbkk5d2c1?=
 =?utf-8?B?UTNGTkQvZ1VsWEtPbmRUaW9JRVBkbDNhNVYrUUJLNVd0RHM4dmQyVDAxN0E0?=
 =?utf-8?B?WnNZTy9LMGpHRml6d01JR3VqY1NnNjcyamdKWkh2NE5nOEVGZ3NkekxES0hH?=
 =?utf-8?B?SlMxNEErRG80NHlqakJIaTl2S1JqTXIvTGZ0RlZ4TVRyWVlhUGdvdENoK0NP?=
 =?utf-8?B?YzRyNjE5Z0crY1RHMWs2YjM3Ri8zdFFyeFBVOUswcERHN3Y5TS92SDIybFRH?=
 =?utf-8?B?RGtKWTZhR0NlR2Vzc25KQlliQ3NmdGxoNTNTOEdkVE9CMEZQQldqcDVaRCsv?=
 =?utf-8?B?QkpJMDRIUy9zOUcwcEdFenRpY3Zqd1hFTDNOMjk2bDYzeTVhMndMRjFRU2d2?=
 =?utf-8?B?RHFhZm0zS1g5WW5OMEMwbnI5Z2ZjWk9oem9PSFl3UVBhanBPY0p3UkMyZFRD?=
 =?utf-8?B?T2lGN1BHVDFVSjl4cTlyRkhUZmpOVkV5MHpMRkR3STlIOVlkckdTbEVUYVpR?=
 =?utf-8?B?L3R3RnZRMEtDZGhpYmh6dEVtQjN2MmZpOVdpU2VPdTdGeEprMjhTYkFweWxX?=
 =?utf-8?B?WDg3Q1hIKytoejF6Ukp3Y2h5c2N2QVFiWUpDY2xvSWJpcUJiV3k4OXh6eXJW?=
 =?utf-8?B?YmVKNktpQnlCaEY3NGtVRm4rc1Y1dWluSWM1cm4yOW9vK1haK3dWaU16Vjl4?=
 =?utf-8?Q?sHtRXgrl1eviWrTZuDqlBpnJy?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 0727362a-c8c0-4d15-b0d4-08dc500e876a
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Mar 2024 16:37:31.2087
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: VNtflomEEvCkGSWzUIO+oYtl+3hZ9g2B6eoB8UySmhUCof+4tITOMbNzEONmdEY0Xo6QgUm/JvKEHrVDIskIMg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DBBPR04MB7577

From: Dong Aisheng <aisheng.dong@nxp.com>

Add cm40 subsystem dtsi.

Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
Reviewed-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi | 67 +++++++++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8dxl.dtsi      |  2 +
 arch/arm64/boot/dts/freescale/imx8qxp.dtsi      |  1 +
 3 files changed, 70 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
new file mode 100644
index 0000000000000..10a05db06ade9
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
@@ -0,0 +1,67 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ *	Dong Aisheng <aisheng.dong@nxp.com>
+ */
+
+#include <dt-bindings/firmware/imx/rsrc.h>
+
+cm40_ipg_clk: clock-cm40-ipg {
+	compatible = "fixed-clock";
+	#clock-cells = <0>;
+	clock-frequency = <132000000>;
+	clock-output-names = "cm40_ipg_clk";
+};
+
+cm40_subsys: bus@34000000 {
+	compatible = "simple-bus";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges = <0x34000000 0x0 0x34000000 0x4000000>;
+	interrupt-parent = <&cm40_intmux>;
+
+	cm40_i2c: i2c@37230000 {
+		compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
+		reg = <0x37230000 0x1000>;
+		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cm40_i2c_lpcg IMX_LPCG_CLK_0>,
+			 <&cm40_i2c_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_M4_0_I2C IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_M4_0_I2C>;
+		status = "disabled";
+	};
+
+	cm40_intmux: intmux@37400000 {
+		compatible = "fsl,imx-intmux";
+		reg = <0x37400000 0x1000>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+		clocks = <&cm40_ipg_clk>;
+		clock-names = "ipg";
+		power-domains = <&pd IMX_SC_R_M4_0_INTMUX>;
+		status = "disabled";
+	};
+
+	cm40_i2c_lpcg: clock-controller@37630000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x37630000 0x1000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_M4_0_I2C IMX_SC_PM_CLK_PER>,
+			 <&cm40_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "cm40_lpcg_i2c_clk",
+				     "cm40_lpcg_i2c_ipg_clk";
+		power-domains = <&pd IMX_SC_R_M4_0_I2C>;
+	};
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi
index a0674c5c55766..9d49c75a26222 100644
--- a/arch/arm64/boot/dts/freescale/imx8dxl.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8dxl.dtsi
@@ -5,6 +5,7 @@
 
 #include <dt-bindings/clock/imx8-clock.h>
 #include <dt-bindings/dma/fsl-edma.h>
+#include <dt-bindings/clock/imx8-lpcg.h>
 #include <dt-bindings/firmware/imx/rsrc.h>
 #include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
@@ -231,6 +232,7 @@ xtal24m: clock-xtal24m {
 	};
 
 	/* sorted in register address */
+	#include "imx8-ss-cm40.dtsi"
 	#include "imx8-ss-adma.dtsi"
 	#include "imx8-ss-conn.dtsi"
 	#include "imx8-ss-ddr.dtsi"
diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
index 10e16d84c0c3b..0313f295de2e9 100644
--- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi
@@ -317,6 +317,7 @@ map0 {
 	/* sorted in register address */
 	#include "imx8-ss-img.dtsi"
 	#include "imx8-ss-vpu.dtsi"
+	#include "imx8-ss-cm40.dtsi"
 	#include "imx8-ss-gpu0.dtsi"
 	#include "imx8-ss-adma.dtsi"
 	#include "imx8-ss-conn.dtsi"

-- 
2.34.1