Received-SPF: pass (google.com: domain of linux-kernel+bounces-125180-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
From: Frank Li <Frank.Li@nxp.com>
Date: Fri, 29 Mar 2024 12:37:06 -0400
Subject: [PATCH v4 2/4] arm64: dts: imx8dxl: add lpuart device in cm40
 subsystem
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240329-m4_lpuart-v4-2-c11d9ca2a317@nxp.com>
References: <20240329-m4_lpuart-v4-0-c11d9ca2a317@nxp.com>
In-Reply-To: <20240329-m4_lpuart-v4-0-c11d9ca2a317@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>, Alice Guo <alice.guo@nxp.com>, 
 Peng Fan <peng.fan@nxp.com>, 
 Alexander Stein <alexander.stein@ew.tq-group.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?TGxsaE1QRGoxdncyR0FVaExDekJCT2RrcEtBRkRTemJ4MEJZVlovZ0puZjdQ?=
 =?utf-8?B?eDVLYWpYZXh1OXFmYVovNTBVVzFPb3F3V0o1bVE1YW9yZ0JLZEVIU3NPUWZR?=
 =?utf-8?B?VWRvMG1SMS8ycHA1UkxjdElZREd3cW85QjVmOHFpNHZQVTZBUE9RUm5zWFpu?=
 =?utf-8?B?eFcyZkZQR04relQ1bHhaSmFSRG5FR0hJb2JNWkdVZFlibXZWUmt0T0xwS0Er?=
 =?utf-8?B?cTVTZ0xqd2xBb04vajJFT0tEYWVVYzhYQ0piRW1UTllKeUlKV0pYcU9FRlJT?=
 =?utf-8?B?b0NWU2xCR0FCOHp4QjB5a0plZ2YxM1gyT1BDd2l3R0FRdkRRU21TSU11YjlB?=
 =?utf-8?B?ajVEblpkK2hVSzh2VFcrSG1abURqelJSTWVHN1YwZFFJU3dpZitMdjVGcVlD?=
 =?utf-8?B?U0ZpZ3AybmxHRGFzcFphdjVoN0tiZ3RsZVkrVmpSVGV5ZDVETXdhVGIxdjVM?=
 =?utf-8?B?czBMbVRDQVVxa1JHOVJtZW55SnFLUVJZcHVKMjFqeUxMWWRTbG5sbU10d1oy?=
 =?utf-8?B?aWRITUNreThWNDdybnBxaFZncWNVUGU2LzNhU0d0MnpMSUJNR0h0TW9XNUpK?=
 =?utf-8?B?TGpRVm5GeXdKYVZaSzEyTk9LeDdZS2FzV2lGOXV6OHFnMmcwc1NRZTFZQ2VR?=
 =?utf-8?B?NC9jMXFwSm9lOUUzSTluWktUandqVit3OFh6MzMrczB4eDF2Z0h2cURTcjMz?=
 =?utf-8?B?akF0b29Ia1Yva3RYaGlpUzkxVVlZVDlLQkpSN1FBWHUvQ29WTzEzVy93VTRs?=
 =?utf-8?B?VURwSWFGbDh0enYrellWalNReHh1WXVLR1JFSGdFTTh3Q2tyTEE1RVJWWXZL?=
 =?utf-8?B?ZHRQL2NBZVNQYUtGTXh4L1Q1T1JSeWFqSkdGOUpadE9nMUNOVzNuVS9neGda?=
 =?utf-8?B?M3pCQmw3K1ZJQmJJby9nNVNIWjd3M29oQk0xL0MrbFlTL0greFNIOUxDc0Fo?=
 =?utf-8?B?cldBZGVQUFFRSG15aGtTL1FJQkthSkRaMysya21WN0p5dys2bmxCMmN4eDVh?=
 =?utf-8?B?UTdRaXI0aElXb2prRW83N2tOUW45d0VtdmlUYjU4WHpBNjFMbGtrbENUYUJH?=
 =?utf-8?B?eHEyYk5YM2J6VzNKa1NSQjl5c2FJVTNyRktIMmtqZmtQT3RwendCY3F1ZXZQ?=
 =?utf-8?B?WkFzallseXIvVWd4OW95b1hzWldxRGpjYmJiR0JmS05IdU5wWVpkYUJVWXN4?=
 =?utf-8?B?dGlqUmhQSmY3bVd5QWZuOG5MR1BhSHBxTWYraFFnMUQzTGN0U2c2elFOaFBw?=
 =?utf-8?B?ZUhnUkRYWFRJS3M0RVRUYXVZUEpqbm1uV0IwSVdRcHQ3SnFuNjdZbE5RazY1?=
 =?utf-8?B?bVd0djZOcTZNQzNIZTBrU1E5NmlSUVIzUHp3TWRJNm1kdWpZaUZYMGkyVUpX?=
 =?utf-8?B?SFhTang5ZUlmSUNWK0xQTGQrSzZxcDIwcWFuU1hWWVNUbzFqRlEvcUNiTU5r?=
 =?utf-8?B?TkVLWkxmaE1za3RJMmJCbWdTQXVEQmtWWUcrbVlYbExhN05rL2JKd1p5L25H?=
 =?utf-8?B?QmZTMHEyM0Uwb3ROYmtob29aYzh5MllpZmp2NVFaN3BWWE53Z3J3dy9zK0xZ?=
 =?utf-8?B?Sms1L0wxMnprenZsbzhFZWgvSmxVU1EvSmdNYTR3aWlJYi9WOExXSHMzTXNs?=
 =?utf-8?B?aTI0V1JCdy91YlV6dGd0RXAydXpsZnVGWXBWOFhTc1RlOG5Vd3BWWXh5U2hJ?=
 =?utf-8?B?c2JkZ3AzYks1dk9WUko3VnVwQTBWOXJ5bHg3aFBucVJ5VUVDdGhRclEreWV0?=
 =?utf-8?B?WVo0NWE2a1BQMmJFT3RWME9RemtUWkRxUjh2b1o0ZVgyR21Ia3o3d2ZnVC9F?=
 =?utf-8?B?eklWSmFRMHNPSktUN0pvVzFBOEc4aXhIWEs1TktZaVFaRnRaZHdyb1RYS0ty?=
 =?utf-8?B?NnJUQzU2cXFHd0Y4NDRuZDRXR0hlVFgvbFBtb2g2NWpOakphVlBRTDZManBR?=
 =?utf-8?B?bFpWYVQxM3lINXY2UlJ4YXVRZWszeGhQcnhrRUVQY2RZenJUTVFOQlU4MXVV?=
 =?utf-8?B?YVJ3RkdVSHZGc1ROeFJGT1FVMmYyYzdEMlp4ZkdaUVVVSDNPb2t6YVU1MFBr?=
 =?utf-8?B?ZDU5UjVWMGtQSEVTZUNtOW4xdE1XdFUycng1dmpQekNsN0krSDFyTWRTNGMy?=
 =?utf-8?Q?UBSvkPkipRx0IDLLXqU6AV/hn?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: d0cb5d66-6bff-4411-9474-08dc500e8987
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Mar 2024 16:37:34.7500
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: QpZc+U52IxEYFRqQF0sreSQxa+c23Nng/0h849P/qGQqbuyB3CsmB9jLTMFTyB0o4ZOt5nM2/3qZtqr+Dp6g5Q==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DBBPR04MB7577

From: Alice Guo <alice.guo@nxp.com>

Add lpuart device in cm40 subsystem.

Signed-off-by: Alice Guo <alice.guo@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
Reviewed-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi | 24 ++++++++++++++++++++++++
 1 file changed, 24 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
index 10a05db06ade9..5cff052b95d18 100644
--- a/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
@@ -20,6 +20,18 @@ cm40_subsys: bus@34000000 {
 	ranges = <0x34000000 0x0 0x34000000 0x4000000>;
 	interrupt-parent = <&cm40_intmux>;
 
+	cm40_lpuart: serial@37220000 {
+		compatible = "fsl,imx8qxp-lpuart";
+		reg = <0x37220000 0x1000>;
+		interrupts = <7 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cm40_uart_lpcg IMX_LPCG_CLK_1>, <&cm40_uart_lpcg IMX_LPCG_CLK_0>;
+		clock-names = "ipg", "baud";
+		assigned-clocks = <&clk IMX_SC_R_M4_0_UART IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_M4_0_UART>;
+		status = "disabled";
+	};
+
 	cm40_i2c: i2c@37230000 {
 		compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
 		reg = <0x37230000 0x1000>;
@@ -53,6 +65,18 @@ cm40_intmux: intmux@37400000 {
 		status = "disabled";
 	};
 
+	cm40_uart_lpcg: clock-controller@37620000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x37620000 0x1000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_M4_0_UART IMX_SC_PM_CLK_PER>,
+			 <&cm40_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_1>;
+		clock-output-names = "cm40_lpcg_uart_clk",
+				     "cm40_lpcg_uart_ipg_clk";
+		power-domains = <&pd IMX_SC_R_M4_0_UART>;
+	};
+
 	cm40_i2c_lpcg: clock-controller@37630000 {
 		compatible = "fsl,imx8qxp-lpcg";
 		reg = <0x37630000 0x1000>;

-- 
2.34.1