Received-SPF: pass (google.com: domain of linux-kernel+bounces-125182-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
From: Frank Li <Frank.Li@nxp.com>
Date: Fri, 29 Mar 2024 12:37:08 -0400
Subject: [PATCH v4 4/4] dts: arm64: imx8dxl-evk: add lpuart1 and cm40 uart
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240329-m4_lpuart-v4-4-c11d9ca2a317@nxp.com>
References: <20240329-m4_lpuart-v4-0-c11d9ca2a317@nxp.com>
In-Reply-To: <20240329-m4_lpuart-v4-0-c11d9ca2a317@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?VVcvTVFZYXZXb3BTZC9RY2Z0RGlabVVRTWZoSVVMMVlwZVpIWGFpMHRjaVh6?=
 =?utf-8?B?d3BKOVI0d0xwcUp5TmFxSU5LSWNTSkJHRWdrWnVZd2oyWmw5b21kQ3BldlRC?=
 =?utf-8?B?TnZTTEtIRlpyUGphUkU2Z1JLc3NlZ01mamkyeE9CWXlJSEtKeUF6WmsvU1lB?=
 =?utf-8?B?VW83UUZ6UE5aVG1UcHkxb3RyTVc3dUJlTGJ4M3IzR1pUNjFKdWVHM002NnZl?=
 =?utf-8?B?OGVGTlZWWHZXSnQ4S2U0Y3lRS2N1RWg3K0F0SWRkKzRUUi9YekNzUnFIZEVr?=
 =?utf-8?B?UGRMMEFUK3htci80Y1hCVzJtVVpnaWZtUWFNa25nWEVraThnSTVTRFpGeUVG?=
 =?utf-8?B?WmdiYXR3WE1YU2hVSlVIMDZZWnRkNFc3dzVhelAzb0E2MEtZMFpvZnB5Q0hE?=
 =?utf-8?B?Q3lzYnNrMHZ5VTRYbUpoZnR3Wk1IcTBGazh3bUdVbS9Zcis0WndzK0h4bWFp?=
 =?utf-8?B?OE5tM2hIQzNVS1d6QWhON2pMb2w1bXNPUHBnSGtqYnQ1OGJaTUQ0TkVvOFdz?=
 =?utf-8?B?L2JjMXVNSVQxNUlha0ROYzk0SUxic2Z3RTBmOTVpZXRuOWVSbWJiY1dKNHBH?=
 =?utf-8?B?azFJaXBXcFpPY01HMExQMnFjSlNhWTlObzRSODBBZ3czUGJ0SGNqZUdieXRS?=
 =?utf-8?B?L2RaOG1YenZiRVJHVmt1OU9PaVloWmdBdHl1UnVSSHJ6NjEwUzBzNGVOWVMy?=
 =?utf-8?B?QzR2QTRBdmlNK3E0clVlQlY4aVVxTSt6N2dJdVdWdG4xbnErcFpBQmJsWTll?=
 =?utf-8?B?ZEVPdXU5Y3J2cktlc2R0Nnp6dFgrbHY1c1dWbWllZ3ZESmpsL3p3M1lzZjdS?=
 =?utf-8?B?WGJZQmM5NEpPOTBLdERtSVNsdmZ1UEZYRjFRUHYzNWU5Qi9RdVJxT05VTUNC?=
 =?utf-8?B?YjFkWWZPWnJIa28rWjNtSUxVc2FUbFNBUC82YUp4T0hONmk5dVF1T3dVNkQ3?=
 =?utf-8?B?OWM2dk94d3M4a01BVitjQ2VOd3VrMDZiRjFQMHJZTFVzM0lJYkw5NWlhNTRF?=
 =?utf-8?B?N3BZd1BrVGFpcGhVNkNLRUk1MHNsR1BjcTVkVWYxQ3VnbTZTTG0rUnhyOHlS?=
 =?utf-8?B?Q3RhYkpzUVdqVXhHZkZSbkpJOGZVOWI2aU5XUTJKeHcrdUY0aUtBL0hmQ3BF?=
 =?utf-8?B?dDhWM2ltdHpRTEljSDYxblN6d2ppT3NzOS9LQ1hCZXBMcGpFd2VYVzJMN29N?=
 =?utf-8?B?b1hxVTZ5NFc5Ykw0Y0ZYYmtuSVQvd0hyNGpaejJGM3djUUhhSTlVM0NmS2ZF?=
 =?utf-8?B?ajF6cml5WitlcXFPZ0hvL09LYmRxVzFvcnJvWGtoMW9pSEhBVmUwTHRwV3Az?=
 =?utf-8?B?bGg2dERmU0dFbmxsNjlmQmRGWjRENVRkdGNQd3ZGZlFhb1hGK3Z5QXpDbmRL?=
 =?utf-8?B?clJVUEVkN2wxQnJyMzZONVBwSldkYmVobnJSS0VjMERDRTBzUUd1cVNDUFpL?=
 =?utf-8?B?bGhZSDhqaVhxVHhSZ2pzL1NCV1A0U080MFBnM3dQZlVqcmIvaUtsYVdKSlZz?=
 =?utf-8?B?ZE5ScklsTVEzWGVXRnY2U25yTzU1MW95ZzM4WnlaNFVML2FxVkhBOHpXSDhN?=
 =?utf-8?B?cXZlVDdwMG10a3RiNEI0MitXYVRyT3JaV2F5eXBJYzhhTW1BZkZvQzVMMUpr?=
 =?utf-8?B?VE1kbHdPZzdoaUhEQ3pKNUR4RkNiRTJjTTFnMTNWRWhHa3dENDE3L1pzbExY?=
 =?utf-8?B?T0tPYzE5bXZtMFdXNkJiWHNRU3lkTmtlTTd5dUNZbnNWVCtMK1p0YktTaXJX?=
 =?utf-8?B?ODVLbnhETFJUVGR5Yzg0TlVwT3ExSlZtL05RYUdmZUF3RnNyVzN5WnhYUW1l?=
 =?utf-8?B?SWNqZFdVNDdqQ2ZFSUo2K2s0YjBQNHd5VEd4U0lzcTRaT3Nydm1ZMm5sN3l2?=
 =?utf-8?B?MWNHdmVWUnRrQnp0b1MvbHJLeDBnWnkwT0hJeC9KL3BlKzdlQ0VKalJqMTlM?=
 =?utf-8?B?K3ppN3hTSUt0Vk9vRTE0MFl3UStiVFZ5YTVtL0plY0QzTjdyTThrSU9YcHFr?=
 =?utf-8?B?cU1TcWNzMUJ4UDVXVXNzUzhEYkg5d3kxRHAxWDJqb09UbHQ5ZEhCOTZmN0pn?=
 =?utf-8?B?Y3RiM0hWQjg2TWw3V2xDc250UWJCc2xRU2ZVc2lxZTFHSzJWU1A3a2xzVERZ?=
 =?utf-8?Q?K56wazBjK7JdDCOgMCsc/mLoR?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 9cf5ac48-36e7-4f03-43ed-08dc500e8d1c
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Mar 2024 16:37:40.7835
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: xn0bdOMhq6fcKx65cUsnQw7RXmRz3cDH1gZzRelVhH5nXm0oDOqcq6XPPKj0EDRU0EzvGrBqkLO62ZMvPXETSQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DBBPR04MB7577

Add lpuart1 and cm40 uart.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8dxl-evk.dts | 37 +++++++++++++++++++++++++++
 1 file changed, 37 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts
index 2123d431e0613..2412ab145c066 100644
--- a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts
@@ -16,6 +16,8 @@ aliases {
 		mmc0 = &usdhc1;
 		mmc1 = &usdhc2;
 		serial0 = &lpuart0;
+		serial1 = &lpuart1;
+		serial6 = &cm40_lpuart;
 	};
 
 	chosen {
@@ -51,6 +53,16 @@ linux,cma {
 		};
 	};
 
+	m2_uart1_sel: regulator-m2uart1sel {
+		compatible = "regulator-fixed";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-name = "m2_uart1_sel";
+		gpio = <&pca6416_1 6 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
 	mux3_en: regulator-0 {
 		compatible = "regulator-fixed";
 		regulator-min-microvolt = <3300000>;
@@ -340,6 +352,12 @@ &lpuart0 {
 	status = "okay";
 };
 
+&lpuart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_lpuart1>;
+	status = "okay";
+};
+
 &flexcan2 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_flexcan2>;
@@ -354,6 +372,16 @@ &flexcan3 {
 	status = "okay";
 };
 
+&cm40_intmux {
+	status = "disabled";
+};
+
+&cm40_lpuart {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_cm40_lpuart>;
+	status = "disabled";
+};
+
 &lsio_gpio4 {
 	status = "okay";
 };
@@ -595,6 +623,15 @@ IMX8DXL_UART0_TX_ADMA_UART0_TX		0x06000020
 		>;
 	};
 
+	pinctrl_lpuart1: lpuart1grp {
+		fsl,pins = <
+			IMX8DXL_UART1_TX_ADMA_UART1_TX          0x06000020
+			IMX8DXL_UART1_RX_ADMA_UART1_RX          0x06000020
+			IMX8DXL_UART1_RTS_B_ADMA_UART1_RTS_B    0x06000020
+			IMX8DXL_UART1_CTS_B_ADMA_UART1_CTS_B    0x06000020
+		>;
+	};
+
 	pinctrl_usdhc1: usdhc1grp {
 		fsl,pins = <
 			IMX8DXL_EMMC0_CLK_CONN_EMMC0_CLK	0x06000041

-- 
2.34.1