Received: by 2002:ab2:1149:0:b0:1f3:1f8c:d0c6 with SMTP id z9csp217268lqz; Fri, 29 Mar 2024 14:07:46 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCX+eiXSHEtUQ2LepaDN+Tklty+6rVPB4xiofGNjU281wIWiF71xtPPQgOPqa90UTusEwG2xbKhrz86C++F1B5MvJZyGQ3OZNzD+IjuEvA== X-Google-Smtp-Source: AGHT+IGoNsBjnKdN/vM8l01fuKAk2VHbMrglaACguB97zPeTa44Mzz9albCcJRxd3HncRPPnELGw X-Received: by 2002:a05:6a20:958b:b0:1a1:776d:15c with SMTP id iu11-20020a056a20958b00b001a1776d015cmr3500917pzb.21.1711746466202; Fri, 29 Mar 2024 14:07:46 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1711746466; cv=pass; d=google.com; s=arc-20160816; b=DJDZAVcAx17LtlfCq+cLWuymIx+zMxtsAfFuaZE7BsOsZsL06gcIUleD38W7uNM3OR huKGnKKZQ9Vf8Q+DuLhUtWw6pDDSJJADsdg5SMuV9LdKPlJsShyiv2Mph4PdTZayC7RF +FSb86fiFMOQsu4GeD6jajQhPxUf6sFcPhYq7IWJhPAsKzAnEHYmVPPuembIcMaOlfAl 08wyGVnjryhkk40v7kK40nJRbrvUmZZOme4pikvA+TQ8op40Dt4pWWTF7/CCjwRJTIdd t1FcPlqPetMkxkHVaHAdQSyB6xbklRXxwf10sY+Asuw9Ogk/idx2isneBu669VvJR77T D9jQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=5gIpoWwaQ+AsQZOJ+Ssuz3gvEydTtwSTBLTdQwWmEpE=; fh=gTQnRIxpB4/GKsMy5s7HvzYf0xa4wk69uZmT/C+IYXQ=; b=dC1d4CCRYsfXEvcgAWWpKDrXn98knjuB9MF6hQ6ix8NNv7HGEmqQufrjqj6XqDmF12 TelBvB6XO3cru4vvmkL3NAHbGlCHzJJ30FVeLKImIfyAa5lCQtb1e5AjB2Rm4YMFRc73 1yV2GXD64qIwgHXKQcWnKdWL/qFte0Myobc7+f8YaXNZ74OU5eZATymAUCHBFDORcM9w z9Y0JGrRSqNfUehbgdWlPKV0Wg6Wn0QO/OLZOjcgeE0T8q3bjPr45TSpOHBbGWklaJaT dCvHQjB/EfGEtzvV90Dpi4jHrOFbxoB9uWgF8SALjsI10H6yvcD02h/vZvqweW3xA/ca PNuw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=jzrX4h+1; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-125430-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-125430-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id j11-20020a63ec0b000000b005d747b7058fsi4207009pgh.778.2024.03.29.14.07.45 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Mar 2024 14:07:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-125430-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=jzrX4h+1; arc=pass (i=1 spf=pass spfdomain=quicinc.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-125430-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-125430-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 8DA8CB21AB9 for ; Fri, 29 Mar 2024 21:07:39 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 3ECC813C3C5; Fri, 29 Mar 2024 21:07:23 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="jzrX4h+1" Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A22EE39FFD; Fri, 29 Mar 2024 21:07:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711746442; cv=none; b=DCWbzxMBUriK0tfmcz2/MQkwbHBKKdPDjm24TcxhiGHWZAsrHQpFbEkEWo+/l94dI0yc/cBfteuoZaVQLN3PDmr69oil2grUth+a0BoC/bytvRKsSpCHAwhqJFM6fr51cxNSHzTjWm1po0YclqgwOaloqq9DVCKOhhWrJt5thRo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711746442; c=relaxed/simple; bh=RUIuhwXg360PNUqr02z7uRrDgeyGxM/SpzcOwWtGtiE=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=PGtf+IFZ4SmOBM0987waBGRUAAg/waLYyM8jgatziw379K/dCOM74bmt/COYBxPj31v+8AL63WRfbMiwyByFzREWYLx+8SSTYLLZCZegejw+WhjIkyKkeLmLjHyDS+fUKd+Gq3lK386TV9LKBHy374f9gKe9jjQgYw9GF+KXPFA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=jzrX4h+1; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 42TKMcYO009950; Fri, 29 Mar 2024 21:07:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding:content-type; s=qcppdkim1; bh=5gIpoWw aQ+AsQZOJ+Ssuz3gvEydTtwSTBLTdQwWmEpE=; b=jzrX4h+1lbSMmw3jz3B8bfl MMU+uxt6lQRZloEyL/I6Xj3Q7qg2BqRc40D0beHQ8QNek9x3Sn6nqU12zjhCE0gk AvKH7tkyLwkmwfDdtDbAUsmBAIyrPuKHJzkZIaOrEVz2SwjdhFTSeqcwGIWQNi7x zuBOOpXYBZt0ryBCDSZHcbSoA9L+3vRJwzceFtmOnvYs/wlF261hpC/eeBHxZC1M mlY8Yo9wOZyU7WuPbe1Emz6k5x3mGKIqySau8BgVOYQt+dhUxlOgHz/pRtqSHbsW mHbAkZkMG7H5/+ZuvG4niqx7X7ajFXOJXcmMCa6JrGDsqO+wz257CLyNiJ/633Q= = Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3x5ybmrux6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 29 Mar 2024 21:07:07 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 42TL7635027744 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 29 Mar 2024 21:07:06 GMT Received: from hu-c-gdjako-lv.qualcomm.com (10.49.16.6) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Fri, 29 Mar 2024 14:07:05 -0700 From: Georgi Djakov To: , , , CC: , , , , , , , , , , , , , , Subject: [PATCH v7 0/7] Add support for Translation Buffer Units Date: Fri, 29 Mar 2024 14:06:31 -0700 Message-ID: <20240329210638.3647523-1-quic_c_gdjako@quicinc.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: WhE4aYoNGM6sQB3iEVDyUecjH7n6WqJW X-Proofpoint-GUID: WhE4aYoNGM6sQB3iEVDyUecjH7n6WqJW X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-03-29_13,2024-03-28_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1011 impostorscore=0 lowpriorityscore=0 malwarescore=0 bulkscore=0 phishscore=0 mlxlogscore=999 suspectscore=0 adultscore=0 priorityscore=1501 mlxscore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2403210001 definitions=main-2403290188 The TCUs (Translation Control Units) and TBUs (Translation Buffer Units) are key components of the MMU-500. Multiple TBUs are connected to a single TCU over an interconnect. Each TBU contains a TLB that caches page tables. The MMU-500 implements a TBU for each connected master, and the TBU is designed, so that it is local to the master. A common TBU DT schema is added to describe the TBUs. The Qualcomm SDM845 and SC7280 platforms have an implementation of the SMMU-500, that has multiple TBUs. A vendor-specific DT schema is added to describe the resources for each TBU (register space, power-domains, interconnects and clocks). The TBU driver will manage the resources and allow the system to operate the TBUs during a context fault to obtain details by doing s1 inv, software + hardware page table walks etc. This is implemented with ATOS/eCATs as the ATS feature is not supported. Being able to query the TBUs is useful for debugging various hardware/software issues on these platforms. v7: - Pick Reviewed-by for the DT binding (Rob) - Don't spam the log if the dts changes are not there (Konrad) v6: https://lore.kernel.org/r/20240307190525.395291-1-quic_c_gdjako@quicinc.com/ - Use SoC-specific compatibles (Krzysztof) - Use additionalProperties: false (Krzysztof) - Wrap description text to 80 cols (Krzysztof) v5: https://lore.kernel.org/r/20240226172218.69486-1-quic_c_gdjako@quicinc.com - Drop the common TBU bindings and child nodes. These TBU functionalities are only Qualcomm specific and not generic. In the unmodified ARM MMU-500 implementation there are no TBU-specific resources, so just make them standalone DT nodes. (Robin) - The "qcom,stream-id-range" DT property now takes a phandle to the smmu and a stream ID range. v4: https://lore.kernel.org/r/20240201210529.7728-1-quic_c_gdjako@quicinc.com/ - Create a common TBU schema. Move the vendor-specific properties into a separate schema that references the common one. (Rob) - Drop unused DT labels in example, fix regex. (Rob) - Properly rebase on latest code. v3: https://lore.kernel.org/r/20231220060236.18600-1-quic_c_gdjako@quicinc.com - Having a TBU is not Qualcomm specific, so allow having TBU child nodes with no specific constraints on properties. For some of the vendor compatibles however, add a schema to describe specific properties and allow validation. (Rob) - Drop the useless reg-names DT property on TBUs. (Rob) - Make the stream-id-range DT property a common one. (Rob) - Fix the DT example. (Rob) - Minor fixes on the TBU driver. - Add support for SC7280 platforms. v2: https://lore.kernel.org/r/20231118042730.2799-1-quic_c_gdjako@quicinc.com - Improve DT binding description, add full example. (Konrad) - Drop Qcom specific stuff from the generic binding. (Rob) - Unconditionally try to populate subnodes. (Konrad) - Improve TBU driver commit text, remove memory barriers. (Bjorn) - Move TBU stuff into separate file. Make the driver builtin. - TODO: Evaluate whether to keep TBU support as a separate driver or just instantiate things from qcom_smmu_impl_init() v1: https://lore.kernel.org/r/20231019021923.13939-1-quic_c_gdjako@quicinc.com Georgi Djakov (7): dt-bindings: iommu: Add Qualcomm TBU iommu/arm-smmu-qcom-tbu: Add Qualcomm TBU driver iommu/arm-smmu: Allow using a threaded handler for context interrupts iommu/arm-smmu-qcom: Use a custom context fault handler for sdm845 arm64: dts: qcom: sdm845: Add DT nodes for the TBUs iommu/arm-smmu-qcom: Use the custom fault handler on more platforms arm64: dts: qcom: sc7280: Add DT nodes for the TBUs .../devicetree/bindings/iommu/qcom,tbu.yaml | 69 +++ arch/arm64/boot/dts/qcom/sc7280.dtsi | 89 +++ arch/arm64/boot/dts/qcom/sdm845.dtsi | 70 +++ drivers/iommu/Kconfig | 9 + drivers/iommu/arm/arm-smmu/Makefile | 1 + .../iommu/arm/arm-smmu/arm-smmu-qcom-tbu.c | 515 ++++++++++++++++++ drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 8 + drivers/iommu/arm/arm-smmu/arm-smmu-qcom.h | 2 + drivers/iommu/arm/arm-smmu/arm-smmu.c | 12 +- drivers/iommu/arm/arm-smmu/arm-smmu.h | 3 + 10 files changed, 776 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/iommu/qcom,tbu.yaml create mode 100644 drivers/iommu/arm/arm-smmu/arm-smmu-qcom-tbu.c