Received: by 2002:ab2:1149:0:b0:1f3:1f8c:d0c6 with SMTP id z9csp980129lqz; Sun, 31 Mar 2024 08:02:51 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCVf4SQDkd3Xm4Ei/r3mJpiMLKV/7VlR87mejyuSkiN9q7fKe8LAwlrjNZoFrAc28BMGkCxqJUZCplH6BUWiVxwAJ2YxMJjjfJZewSHprA== X-Google-Smtp-Source: AGHT+IHk6DKvhNAZcXQIovCwzZHU2bVcv/c6UJyatiDG35yeMRPmr1ZHxbhH1Ce8n6scDA9/GS1i X-Received: by 2002:a05:6a00:855:b0:6eb:6:6b72 with SMTP id q21-20020a056a00085500b006eb00066b72mr3171438pfk.25.1711897371176; Sun, 31 Mar 2024 08:02:51 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1711897371; cv=pass; d=google.com; s=arc-20160816; b=yypdsY3Jdc4xOLyjp6jBro0c1lcBMSqTSw55w7p6KhHnQGsBye4EtHJ3cljQRspvrn eI0kutpMHiGbgIqYg2sYeikB4u/oriZS5BLqiStZNeSMBAsjW4HVitfVx4iD3N7ZXCzT Uyxg5MWRVmO/altfdGeUVQnuzy4NckWf+1nakEXVNs6W1EYnu524c4Df1yoSfotPC+SE QbaBycOZ2ERaPsW2MDgDGovZNrUr80On6IJ6gdhtXfFilJLDstYACrX5etUPBcr2U0G9 CL4exclmdoQH6ETJnt8uFImCUVymRLnlvevYO5WeCTNIYEMjKR4e6pp/pTP/XeXV6WjD c7ww== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-disposition:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:message-id:subject:cc :to:from:date:dkim-signature; bh=zZ3yJwHMfBnZoBY+hJs5NCv8NXB+NJqLb9UQknvIU4A=; fh=iV8qBwzuS5HGmTiHy/c2juRKSZTauEzDaFTzSIH6t5U=; b=xvjNbQqI/Kx9p0RC0zPcHTISnWeNNWzJWD+tY89/I5KlKfGfbNtGMYa/LnnBwM00wO ehaLXZVT4++uA7I6FfeDMDSLhRBfrO1sDy7uFgqcG2+43hMS30yN5NjMnTmliUUMYjcn 7k6rlJFWDNDMBHHS+b2AUKrZ8JM0MrcuJKiXz0b0a/Tny5spZ8r04gsxCterh5FVaJYw 2Dx1rd+P2lgxhzdIKkhSi8uNuHI+GyCEkfPx08fnSw3ajz6VE2fRTmnheLIksocw+V/3 9Hw0/UsAb4RKWwKGEo5WdAxIa4elsQxZLSDY0WIEXs71ff+eyUadT6knTJNBVbPhUXLJ WPTQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=BnP8EbRS; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-126089-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-126089-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id fh37-20020a056a00392500b006ead3c1ded8si7709517pfb.11.2024.03.31.08.02.50 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 31 Mar 2024 08:02:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-126089-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=BnP8EbRS; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=intel.com); spf=pass (google.com: domain of linux-kernel+bounces-126089-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-126089-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 0663FB2183C for ; Sun, 31 Mar 2024 15:02:47 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id A2219144D36; Sun, 31 Mar 2024 15:02:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="BnP8EbRS" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C16C5433BF; Sun, 31 Mar 2024 15:02:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711897356; cv=none; b=PtAtR6ggEHsyp2mePr4jju/VVx9BitLrRQnSIXUILPaA9ga75QD9uIwRwvxd92DxHDj6vKUT+f5EmFZncYCc4IDp8cOMlMs1TlrZ9XnBHaQS3hO8Pavo6u63zqknfV9WTt5EsubNLRtsYFwQrZFtfbMz817HoztA5OmQsZMzjP0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711897356; c=relaxed/simple; bh=aVuVh2OqrH74gF1FKTiMNhGw2N4I9suhNWP0z/DShdc=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=Hk2tsWYNKyTfWOxkb/6GirTYkvo70dU7hyUolTM3Z5WKlswAE6LAFLi7vJVngLmF/6lGQsV3qlWcI6He+Wyw72TDYwsXujStQY6l4KTxgWCjLc5jsGlh7PhKZQkU0if7AsJ3Ms65gQ54kQaIozQXZj9LULX02ByJVPx6/GLte0Q= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=BnP8EbRS; arc=none smtp.client-ip=198.175.65.11 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1711897355; x=1743433355; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=aVuVh2OqrH74gF1FKTiMNhGw2N4I9suhNWP0z/DShdc=; b=BnP8EbRSCRzfxOPqVw1Ae9SZ/eLlLjxz9K4rEKtnCCZU+38vzVPF+Z8b 090qFGqDCqNiGHZzGFodDNTy0OqgiKE+CMIUPj/6scBZBTuFWi0vDdc1M /VFQ92Eoiii8YxQGOtp6NzNAkf5smzw0r8dUAmGTjNgdpaLFZHX1QkBPO h8KRdwZ4KqeVBns6fFCuYV7m+o56zQfvFSAbrJkBS+3w9TPe/4NZsMY94 vITY/oZBg00p5n3n7GQtdvBwWGAnEg2Y86Rw8PSquzDkeP0B9jVLrCCVd TGcb54DNRWuWe0gxuNYMMhSp32yboomZaj0xKEqDFPznw4ZDA6OOk5bNy Q==; X-CSE-ConnectionGUID: j9EwA1GZRnmt/vd615T3QA== X-CSE-MsgGUID: 9+ehEjrbTh6HBCCN0MHhNw== X-IronPort-AV: E=McAfee;i="6600,9927,11030"; a="17594435" X-IronPort-AV: E=Sophos;i="6.07,170,1708416000"; d="scan'208";a="17594435" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 31 Mar 2024 08:02:34 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.07,170,1708416000"; d="scan'208";a="17548115" Received: from lkp-server01.sh.intel.com (HELO 3d808bfd2502) ([10.239.97.150]) by fmviesa007.fm.intel.com with ESMTP; 31 Mar 2024 08:02:29 -0700 Received: from kbuild by 3d808bfd2502 with local (Exim 4.96) (envelope-from ) id 1rqwhX-0001CS-1p; Sun, 31 Mar 2024 15:02:27 +0000 Date: Sun, 31 Mar 2024 23:02:17 +0800 From: kernel test robot To: "yu-chang.lee" , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Matthias Brugger , AngeloGioacchino Del Regno , MandyJH Liu Cc: oe-kbuild-all@lists.linux.dev, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, Project_Global_Chrome_Upstream_Group@mediatek.com, fan.chen@mediatek.com, xiufeng.li@mediatek.com, yu-chang.lee@mediatek.com Subject: Re: [PATCH v2 2/3] dt-bindings: power: Add mediatek larb definition Message-ID: <202403312222.fjYPC06h-lkp@intel.com> References: <20240327055732.28198-3-yu-chang.lee@mediatek.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20240327055732.28198-3-yu-chang.lee@mediatek.com> Hi yu-chang.lee, kernel test robot noticed the following build warnings: [auto build test WARNING on robh/for-next] [also build test WARNING on krzk-dt/for-next linus/master v6.9-rc1 next-20240328] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/yu-chang-lee/pmdomain-mediatek-add-smi_larb_reset-function-when-power-on/20240327-140007 base: https://git.kernel.org/pub/scm/linux/kernel/git/robh/linux.git for-next patch link: https://lore.kernel.org/r/20240327055732.28198-3-yu-chang.lee%40mediatek.com patch subject: [PATCH v2 2/3] dt-bindings: power: Add mediatek larb definition compiler: loongarch64-linux-gcc (GCC) 13.2.0 reproduce: (https://download.01.org/0day-ci/archive/20240331/202403312222.fjYPC06h-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot | Closes: https://lore.kernel.org/oe-kbuild-all/202403312222.fjYPC06h-lkp@intel.com/ dtcheck warnings: (new ones prefixed by >>) >> Documentation/devicetree/bindings/power/mediatek,power-controller.yaml:128:6: [error] syntax error: expected , but found '' (syntax) >> Documentation/devicetree/bindings/power/mediatek,power-controller.yaml:129:9: [warning] wrong indentation: expected 7 but found 8 (indentation) -- >> Documentation/devicetree/bindings/power/mediatek,power-controller.yaml:128:6: did not find expected key >> Documentation/devicetree/bindings/mfd/mediatek,mt8195-scpsys.yaml: while parsing a block mapping in "", line 64, column 5 did not find expected key in "", line 128, column 6 -- >> Documentation/devicetree/bindings/power/mediatek,power-controller.yaml: ignoring, error parsing file vim +128 Documentation/devicetree/bindings/power/mediatek,power-controller.yaml 8 9 maintainers: 10 - MandyJH Liu 11 - Matthias Brugger 12 13 description: | 14 Mediatek processors include support for multiple power domains which can be 15 powered up/down by software based on different application scenes to save power. 16 17 IP cores belonging to a power domain should contain a 'power-domains' 18 property that is a phandle for SCPSYS node representing the domain. 19 20 properties: 21 $nodename: 22 pattern: '^power-controller(@[0-9a-f]+)?$' 23 24 compatible: 25 enum: 26 - mediatek,mt6795-power-controller 27 - mediatek,mt8167-power-controller 28 - mediatek,mt8173-power-controller 29 - mediatek,mt8183-power-controller 30 - mediatek,mt8186-power-controller 31 - mediatek,mt8188-power-controller 32 - mediatek,mt8192-power-controller 33 - mediatek,mt8195-power-controller 34 - mediatek,mt8365-power-controller 35 36 '#power-domain-cells': 37 const: 1 38 39 '#address-cells': 40 const: 1 41 42 '#size-cells': 43 const: 0 44 45 patternProperties: 46 "^power-domain@[0-9a-f]+$": 47 $ref: "#/$defs/power-domain-node" 48 patternProperties: 49 "^power-domain@[0-9a-f]+$": 50 $ref: "#/$defs/power-domain-node" 51 patternProperties: 52 "^power-domain@[0-9a-f]+$": 53 $ref: "#/$defs/power-domain-node" 54 patternProperties: 55 "^power-domain@[0-9a-f]+$": 56 $ref: "#/$defs/power-domain-node" 57 unevaluatedProperties: false 58 unevaluatedProperties: false 59 unevaluatedProperties: false 60 unevaluatedProperties: false 61 62 $defs: 63 power-domain-node: 64 type: object 65 description: | 66 Represents the power domains within the power controller node as documented 67 in Documentation/devicetree/bindings/power/power-domain.yaml. 68 69 properties: 70 71 '#power-domain-cells': 72 description: 73 Must be 0 for nodes representing a single PM domain and 1 for nodes 74 providing multiple PM domains. 75 76 '#address-cells': 77 const: 1 78 79 '#size-cells': 80 const: 0 81 82 reg: 83 description: | 84 Power domain index. Valid values are defined in: 85 "include/dt-bindings/power/mt6795-power.h" - for MT8167 type power domain. 86 "include/dt-bindings/power/mt8167-power.h" - for MT8167 type power domain. 87 "include/dt-bindings/power/mt8173-power.h" - for MT8173 type power domain. 88 "include/dt-bindings/power/mt8183-power.h" - for MT8183 type power domain. 89 "include/dt-bindings/power/mediatek,mt8188-power.h" - for MT8188 type power domain. 90 "include/dt-bindings/power/mt8192-power.h" - for MT8192 type power domain. 91 "include/dt-bindings/power/mt8195-power.h" - for MT8195 type power domain. 92 "include/dt-bindings/power/mediatek,mt8365-power.h" - for MT8365 type power domain. 93 maxItems: 1 94 95 clocks: 96 description: | 97 A number of phandles to clocks that need to be enabled during domain 98 power-up sequencing. 99 100 clock-names: 101 description: | 102 List of names of clocks, in order to match the power-up sequencing 103 for each power domain we need to group the clocks by name. BASIC 104 clocks need to be enabled before enabling the corresponding power 105 domain, and should not have a '-' in their name (i.e mm, mfg, venc). 106 SUSBYS clocks need to be enabled before releasing the bus protection, 107 and should contain a '-' in their name (i.e mm-0, isp-0, cam-0). 108 109 In order to follow properly the power-up sequencing, the clocks must 110 be specified by order, adding first the BASIC clocks followed by the 111 SUSBSYS clocks. 112 113 domain-supply: 114 description: domain regulator supply. 115 116 mediatek,infracfg: 117 $ref: /schemas/types.yaml#/definitions/phandle 118 description: phandle to the device containing the INFRACFG register range. 119 120 mediatek,infracfg-nao: 121 $ref: /schemas/types.yaml#/definitions/phandle 122 description: phandle to the device containing the INFRACFG-NAO register range. 123 124 mediatek,smi: 125 $ref: /schemas/types.yaml#/definitions/phandle 126 description: phandle to the device containing the SMI register range. 127 > 128 mediatek,larb: > 129 $ref: /schemas/types.yaml#/definitions/phandle 130 description: phandle to the device containing the LARB register range. 131 132 required: 133 - reg 134 135 required: 136 - compatible 137 -- 0-DAY CI Kernel Test Service https://github.com/intel/lkp-tests/wiki