Received: by 2002:ab2:b82:0:b0:1f3:401:3cfb with SMTP id 2csp398336lqh; Thu, 28 Mar 2024 05:43:14 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCXcJ/3OUtK5+Vt3zwwaRBCGG9m96VoLJg6VojMXzHohySUu1vYgvStFPBVds5z3O1ZOPsJyG+CASziMHCEmK/8U74F4rY+7JsdDJM5pnw== X-Google-Smtp-Source: AGHT+IFj25PeGVXrFfHhI6oNdr+S0PQNQQXIOA7/ApgBSUEXFtq8JP3s3Rej6XmI2FhinHHlyulz X-Received: by 2002:a05:620a:2a05:b0:78b:befc:50db with SMTP id o5-20020a05620a2a0500b0078bbefc50dbmr1064317qkp.57.1711629794631; Thu, 28 Mar 2024 05:43:14 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1711629794; cv=pass; d=google.com; s=arc-20160816; b=w9SYer6VogXzFD98CWSzxXA/QF+Xi9mq46jVzdIBsMIubRx48eN8dVzLFjlIIKgeAV gtGFES7UN1KOph31EyC4vQrcD3VuwHgAfZ3LVx6zn9FMKybPRl7VYVAZGYYRn0vozwwN T9EeSwzbC0KIvUZQ+IpcJp1DRdKHzHVvp8umNdE4AjLuBqAE5k1YN+XsGvilUGrY+BBV PAkZCBXDn55ewsyFf5NPJCE+MfU5tenLXHPhxMue+E3nsmzDmUqAE6A9pme98HkOyEro Gs96C0cPa+iqYt08u1x8OTbNZAF/mCraQKzzSYIzUhp6SQza9csLZ/3mDM9h/YVXzSL0 vK6g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:ironport-sdr; bh=U4XFmowKMKRlkX8HHeKpwyKRhf3W3MXjxHB/Xjh2Bzs=; fh=wiCHd3sd+nGR6RMzX74j5wvnmiIZ1CMGhEcpQW9vpus=; b=LwQe4URFvtTg7lBBwva3WAztFHCB0Jtp+3Mak1M1ODKyuV/eBwFt3sKoB1BaZE9XwJ xM6m3w82yUaLz8CaXeK84s9xtSkHl3GY3fy45uwCOmRcYwEdiNxVGSHM76n1zR6iySa/ XiOQ1G2Tiom2WP+TZiYvXG+jnRdC40z/3aMTYnAnN9F/dt1B2U2NrOJXL1wemzTAULMc 28HWsxe7aEscnmpwvGDbz9FKxpEjreWA8FOExxhObeE8u70fJOw/hFdx7+pLne2SbDkO qeAqJESfc2gS9Itpv02pf4p2RdQ8VFehflSy1X0faSrY0fH5DeHZ+gXDwI/pJgHp2rkW byxw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1 spf=pass spfdomain=ltts.com dmarc=pass fromdomain=ltts.com); spf=pass (google.com: domain of linux-kernel+bounces-122913-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-122913-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=QUARANTINE sp=NONE dis=QUARANTINE) header.from=ltts.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id u1-20020a05620a0c4100b0078bc225f5b0si528412qki.93.2024.03.28.05.43.14 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 28 Mar 2024 05:43:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-122913-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; arc=pass (i=1 spf=pass spfdomain=ltts.com dmarc=pass fromdomain=ltts.com); spf=pass (google.com: domain of linux-kernel+bounces-122913-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-122913-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=QUARANTINE sp=NONE dis=QUARANTINE) header.from=ltts.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 5EE5C1C2286E for ; Thu, 28 Mar 2024 12:43:14 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id C09B312DDB2; Thu, 28 Mar 2024 12:40:52 +0000 (UTC) Received: from esa2.ltts.com (unknown [14.140.155.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 441637F7C9; Thu, 28 Mar 2024 12:40:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=14.140.155.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711629652; cv=none; b=FQXF1rgT5WZoUZZ2tG8doeiubzOFxzZm9ljNMtVcUbJds2xOdkJ7MBaCPTlxTu/k5MoznALGc2UdKMXQqQ1zdkuWGMsjZgjww4AIta6vkuW94Yg2bjnjsTnLFkHxMLyFMSzch30kyiA25WOuvNnvyU9WIA2oEHc8o4d2ayZKyYU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711629652; c=relaxed/simple; bh=/z6DZH45bLOkfq/gVueWFPb4M8m52qtDKhLklz3wx38=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=guQ+pzGP7ZyfzT+uxfJBduEd7sBKZ6ef3laxSP2Yucx6a0YjI7vICAPpwFOy5v1/EGkEA/CQJzBBEtM7dRxeD5oSHgfeS7UE17ArPeyrBQBghG2pqzLWvWq9BKahnZxOFNUn7zGe6Fxel8JuJvG2a+TzgXX4W0xnmfr5dk4ssNg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ltts.com; spf=pass smtp.mailfrom=ltts.com; arc=none smtp.client-ip=14.140.155.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ltts.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ltts.com IronPort-SDR: iF3koM0wYBvL3kuqhducpBgPrf6LR3Dcr0Rp8ylMqq7XSmsZPM+t3eseU5MyxwRrTuz/d4CNps TMta2LxiKn1w== Received: from unknown (HELO localhost.localdomain) ([192.168.34.55]) by esa2.ltts.com with ESMTP; 28 Mar 2024 18:10:46 +0530 From: Bhargav Raviprakash To: linux-kernel@vger.kernel.org Cc: m.nirmaladevi@ltts.com, lee@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org, jpanis@baylibre.com, devicetree@vger.kernel.org, arnd@arndb.de, gregkh@linuxfoundation.org, lgirdwood@gmail.com, broonie@kernel.org, linus.walleij@linaro.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, nm@ti.com, vigneshr@ti.com, kristo@kernel.org, eblanc@baylibre.com, Bhargav Raviprakash Subject: [PATCH v5 11/11] arch: arm64: dts: ti: k3-am62p5-sk: Add TPS65224 PMIC support in AM62P dts Date: Thu, 28 Mar 2024 18:10:16 +0530 Message-Id: <20240328124016.161959-12-bhargav.r@ltts.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240328124016.161959-1-bhargav.r@ltts.com> References: <20240328124016.161959-1-bhargav.r@ltts.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add support for TPS65224 PMIC in device tree of AM62P EVM. Adds regulator configuration, pinmux configurations and pmic device nodes. Signed-off-by: Bhargav Raviprakash --- arch/arm64/boot/dts/ti/k3-am62p5-sk.dts | 95 +++++++++++++++++++++++++ 1 file changed, 95 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts index 1773c05f7..5d8e4321b 100644 --- a/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62p5-sk.dts @@ -112,6 +112,16 @@ vddshv_sdio: regulator-3 { bootph-all; }; + vcc_3v3_main: regulator-4 { + compatible = "regulator-fixed"; + regulator-name = "vcc_3v3_main"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + vin-supply = <&vmain_pd>; + regulator-always-on; + regulator-boot-on; + }; + leds { compatible = "gpio-leds"; pinctrl-names = "default"; @@ -580,6 +590,12 @@ &main_uart1 { &mcu_pmx0 { bootph-all; + pmic_irq_pins_default: pmic-irq-default-pins { + pinctrl-single,pins = < + AM62PX_MCU_IOPAD(0x000, PIN_INPUT, 7) /* (B10) MCU_GPIO0_0 */ + >; + }; + wkup_uart0_pins_default: wkup-uart0-default-pins { pinctrl-single,pins = < AM62PX_MCU_IOPAD(0x02c, PIN_INPUT, 0) /* (C7) WKUP_UART0_CTSn */ @@ -589,6 +605,13 @@ AM62PX_MCU_IOPAD(0x028, PIN_OUTPUT, 0) /* (D7) WKUP_UART0_TXD */ >; bootph-all; }; + + wkup_i2c0_pins_default: wkup-i2c0-default-pins { + pinctrl-single,pins = < + AM62PX_MCU_IOPAD(0x04c, PIN_INPUT, 0) /* (A13) WKUP_I2C0_SCL */ + AM62PX_MCU_IOPAD(0x050, PIN_INPUT, 0) /* (C11) WKUP_I2C0_SDA */ + >; + }; }; &wkup_uart0 { @@ -599,6 +622,78 @@ &wkup_uart0 { bootph-all; }; +&wkup_i2c0 { + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&wkup_i2c0_pins_default>; + clock-frequency = <400000>; + + tps65224: pmic@48 { + compatible = "ti,tps65224-q1"; + reg = <0x48>; + pinctrl-names = "default"; + pinctrl-0 = <&pmic_irq_pins_default>; + interrupt-parent = <&mcu_gpio0>; + interrupts = <0 IRQ_TYPE_EDGE_FALLING>; + ti,primary-pmic; + + gpio-controller; + #gpio-cells = <2>; + + buck12-supply = <&vcc_3v3_main>; + buck3-supply = <&vcc_3v3_main>; + buck4-supply = <&vcc_3v3_main>; + + ldo1-supply = <&vcc_3v3_main>; + ldo2-supply = <&vcc_3v3_main>; + ldo3-supply = <&vcc1v8_sys>; + + regulators { + vcc_core: buck12 { + regulator-name = "vcc_core_buck12"; + regulator-min-microvolt = <715000>; + regulator-max-microvolt = <895000>; + regulator-always-on; + }; + + vcc1v8_sys: buck3 { + regulator-name = "vcc1v8_sys_buck3"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-always-on; + }; + + vcc1v1: buck4 { + regulator-name = "vcc1v1_buck4"; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-always-on; + }; + + vdda1v8: ldo1 { + regulator-name = "vdda1v8_ldo1"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-always-on; + }; + + dvdd3v3: ldo2 { + regulator-name = "dvdd3v3_ldo2"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + vcc_0v85: ldo3 { + regulator-name = "vcc_0v85_ldo3"; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-always-on; + }; + }; + }; +}; + /* mcu_gpio0 and mcu_gpio_intr are reserved for mcu firmware usage */ &mcu_gpio0 { status = "reserved"; -- 2.25.1