Received: by 2002:ab2:1149:0:b0:1f3:1f8c:d0c6 with SMTP id z9csp1887893lqz; Mon, 1 Apr 2024 23:57:57 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCW79r7RlP8WfaHXNF8NpGv4oJI98MLS6TyAClh+vMkn52ar58ecRb3VC+dOfZ02NAQHW90DlImWRRchYwC9SDIQVT24r95cVuQyAYRo5Q== X-Google-Smtp-Source: AGHT+IGnfa2NWtlrHHoZ9oVpSs7pLeqkY0SRWBLknELLiGoLn78kXEwztIDn1X/jUhaIPSXGZO3l X-Received: by 2002:a05:620a:29d5:b0:78c:c980:105a with SMTP id s21-20020a05620a29d500b0078cc980105amr1509062qkp.53.1712041077669; Mon, 01 Apr 2024 23:57:57 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1712041077; cv=pass; d=google.com; s=arc-20160816; b=J7E/KN63ct5R4gSPhryFdxg3OUQd/IChIAbwPXWXZuoen8vPQzyiLNj3w4OczrcD6k AB8iVmQghf8w4borDdml3pkVyp7JRJ9i+JWNJbkRSOEiAPGo8XEzKHPp0JBkYTlvPZQy azIf6KEP7gDTm1DWtDlS3u3+Td9EKgfhoDTnGvnOiPi+sHKNYKUC1E+SIGEibpLrcMJc 5ixpYXzbpotvHMXKY1477rEeGF/lr00GicoHdZGW7z+AExxXc3WWCwimXo6mnxGxT+BL FJmG6Fz18IgD7+3af9QdoMbsdjCs1MCi6YLHUb3q7TbgU0xyM1Ltnp1sjJIAYERGNcIj 7mIg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :references:message-id:subject:cc:to:from:date:dkim-signature; bh=m57fYljl2QUGjv7SFBuKL40mlrUv5EP5tJbaUuGl+00=; fh=WBaw4Sv0lTBnbiHWTjBla+d+dMsfYRHwYWcfKBrLI3w=; b=jeNZavOTLBIgj6MnbNahWdgFn/atdIlx2UJI3FTuyDH2ggpNNdfUGiQYzN8FIFC/LB /afnV+0vlTOp1wW8yA98Zl/a+Gs5Qjt9WgC7OABs5mRv68BEP+Xwxql9XJXRUteCqY24 FwRzbDp4xQQlkl6ba3PUG+mCYeVBYocE7sV12TwqU+C8kbSd/Hc3XifVcMu8ObZVIsGl o8ObnW3opfflSp4fbiphXGbBCDACOeMviY5J66SHxtzH5vOYYjjqL5GQiL3ot6TrsNMF ik2Uz15AZLLcDRLeCAHD9kC0QEOsq3la8hRu1aA5uNSa/s/4vFuXlgQqOZNn/3GrOblg L3Ow==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=W98QVcbY; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-127464-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-127464-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id v2-20020a05620a122200b00789cfb8d3b4si11206083qkj.522.2024.04.01.23.57.57 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Apr 2024 23:57:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-127464-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=W98QVcbY; arc=pass (i=1 dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-127464-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-127464-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 6498E1C20EAB for ; Tue, 2 Apr 2024 06:57:57 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 3378F328A0; Tue, 2 Apr 2024 06:57:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="W98QVcbY" Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.7]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5F75D2C18D; Tue, 2 Apr 2024 06:57:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.7 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712041071; cv=none; b=jrOFkM3fJKDjBHvcGnwRprJG/qk+IxhL33yP/38ayGIh99PR7qstZJiPxJ7eBJ6F4Rs/Pq7tspBIOjfrYJJL/J/lbGmUmaV1VhJsxk7jlg+/JYGvVkgY0KfaiO/5W1HKTXk3gdl7x673EjIIJ7O9S5t3i4M78g7anEVtDwSlapc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712041071; c=relaxed/simple; bh=C9VufDIku+v7A3R5bMpDMYs7kJPjF5QoKcrVsdVl56I=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=piR0eC07d8BxM3VMC4ME457EDkG0+uEjX8CfdyM2i41uMVESmwG7ukpdk+//VG8y+eqSfoxjKjA1nq58KwLHqyLkQ1UhH0s2nePL47iv5YyspM1QVo/jtGp7CQyA0FBh6GXkvSUUGpeIqXO89E79aAOizdI8HK+VwEvnYYzwLrY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=W98QVcbY; arc=none smtp.client-ip=192.198.163.7 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1712041069; x=1743577069; h=date:from:to:cc:subject:message-id:references: mime-version:content-transfer-encoding:in-reply-to; bh=C9VufDIku+v7A3R5bMpDMYs7kJPjF5QoKcrVsdVl56I=; b=W98QVcbYcj7bmpBX2nQtQ1aTYf3WEXZ4W1XRE5g56QJaI8p24eIeD67y Xe3jYUd9vWgvseJheeR46Et5faQn7Wmpg4Qi7BPiGRQ+ACqg/CCJyZHYc JJpESWNkVpLNox5R7Tq6Q9dDpuaFeblTpjbLtwXO1umBWUSj4QyKKKMV0 opu9l6Y2zVSIjDig9ub0iStD0DL65Op3t7uJOQ0ZDipLtVrohJd5KEQ/F pAxdckazB2QPs/10RuEhl3vsfOH7XQZz6Tl2C96Chz6sDZldOBghREg3z zrevPeBQX89Q/prjyvVgozCyN2WkBnjEZW4Dvz4EHtYL9OeLMmE9Q583l A==; X-CSE-ConnectionGUID: KdII90wSTe2CmLF8Ate07A== X-CSE-MsgGUID: tOC8/gaoT3G/chtI3mR+Lw== X-IronPort-AV: E=McAfee;i="6600,9927,11031"; a="32592787" X-IronPort-AV: E=Sophos;i="6.07,174,1708416000"; d="scan'208";a="32592787" Received: from fmviesa007.fm.intel.com ([10.60.135.147]) by fmvoesa101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 01 Apr 2024 23:57:42 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.07,174,1708416000"; d="scan'208";a="18044671" Received: from yilunxu-optiplex-7050.sh.intel.com (HELO localhost) ([10.239.159.165]) by fmviesa007.fm.intel.com with ESMTP; 01 Apr 2024 23:57:39 -0700 Date: Tue, 2 Apr 2024 14:52:48 +0800 From: Xu Yilun To: Russ Weight Cc: Peter Colberg , Moritz Fischer , Wu Hao , Xu Yilun , Tom Rix , Lee Jones , linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org, Marco Pagani , Matthew Gerlach , Ilpo =?utf-8?B?SsOkcnZpbmVu?= , Russ Weight Subject: Re: [PATCH] mfd: intel-m10-bmc: Change staging size to a variable Message-ID: References: <20240328233559.6949-1-peter.colberg@intel.com> <20240401170905.v2xin3fzoe3m3tmz@4VRSMR2-DT.corp.robot.car> <20240401171947.dncdvc3gxna33nxq@4VRSMR2-DT.corp.robot.car> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <20240401171947.dncdvc3gxna33nxq@4VRSMR2-DT.corp.robot.car> On Mon, Apr 01, 2024 at 10:19:47AM -0700, Russ Weight wrote: > > On Mon, Apr 01, 2024 at 10:09:05AM -0700, Russ Weight wrote: > > On Mon, Apr 01, 2024 at 05:46:29PM +0800, Xu Yilun wrote: > > > On Thu, Mar 28, 2024 at 07:35:59PM -0400, Peter Colberg wrote: > > > > From: Ilpo Järvinen > > > > > > > > The size of the staging area in FLASH for FPGA updates is dependent on the > > > > size of the FPGA. Currently, the staging size is defined as a constant. > > > > Larger FPGAs are coming soon and it will soon be necessary to support > > > > > > Soon? When? You cannot add some feature without a user case. If you do > > > have a use case, put the patch in the same patchset. > > > > There may never be an up-streamed use-case. This is a very small > > change intended to make it easier for a third-party vendor to > > build a card that requires a larger staging area in FLASH. They > > would have to add a new "struct m10bmc_csr_map", but they > > wouldn't have to refactor this code as part of the change I'm OK with this description. Peter, is that what you mean? Or you do have a board type to follow, in which case you need to submit the new board type as well. > > > > This change does not introduce an unused function or variable. > > It is more of a clean-up, making the code more flexible. > > > > Can it not be taken as is? > > Would it be acceptable to just change the commit message to something > like: > > Do not hardwire the staging size in the secure update driver. Move > the staging size to the m10bmc_csr_map structure to make the size > assignment more flexible. That would be much better. Thanks, Yilun