Received-SPF: pass (google.com: domain of linux-kernel+bounces-128190-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
From: Frank Li <Frank.Li@nxp.com>
Date: Tue, 02 Apr 2024 10:41:31 -0400
Subject: [PATCH v5 4/4] dts: arm64: imx8dxl-evk: add lpuart1 and cm40 uart
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240402-m4_lpuart-v5-4-3292629ba808@nxp.com>
References: <20240402-m4_lpuart-v5-0-3292629ba808@nxp.com>
In-Reply-To: <20240402-m4_lpuart-v5-0-3292629ba808@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?NTVjMm82TURiQTIrYkpzcmVpYXVrYnBRSnR4eU9JRW4xZWJwUzNrNU1HRjNR?=
 =?utf-8?B?cG10clBuemY4TU5DZjNPQjNGb0JES0xRbUluRWZ0elZjcDZobmdaVzBINFVB?=
 =?utf-8?B?V3lxOFdqN2lDNHhPNGZneVMxbTE3diszYkR3RDV3OGNzQlNlSmd3akJzZk1n?=
 =?utf-8?B?SzFMTlhyeUNOZE0vTmNxZ0xSY0RURUw4L3kxTkl3ek1pOFZxZENzaTRQL2tV?=
 =?utf-8?B?WEV4SWU4V0xVS1hja2ljQmx2c244UXROT3Q2WGFJVFhHUUNub0J4cktYdisw?=
 =?utf-8?B?RW9id2I3aUMzbzFkTnhma0d6SWgxMUlhOW44VU1KZmtlRVQ0bE1FaGJkcXZL?=
 =?utf-8?B?MFN1b3pBK1pZVEovaml4ZGNHQXVOUjJqZEFSd3ZVQzFQd2FSdFlOVjBic1VI?=
 =?utf-8?B?RjkycmVSejcxQ3h0OWJIbE9naU1GRG9ETXhJaTFwS3k4eHpaVmRSTzFXZVFz?=
 =?utf-8?B?cHJremZFeUR0bHpVSGxrT2RLQjRHZ3BzYjVJanJob1pwYWJMQVVpWDlwZkhp?=
 =?utf-8?B?OTV2WnM1L21DVDRLSE1sNEU3ak1qS2dCOWIwc1p0Umdia3FtRW15ZUF2N1ZD?=
 =?utf-8?B?aHVLbm5LT1Jpcmc3QWtNZlNIc1RHaXNsR0ZTQThsUlU4YTFLVFU3eEc1bEMz?=
 =?utf-8?B?dFN5R0VOTUc3RzJaeDM5WUk3Y3hFUEdxQk55SHlpSW9ZN2xISUFrUDJteGN6?=
 =?utf-8?B?aHE5cmxScmdjTHRuczNFK1RjaktYK2pTQmVRbDNNYUdYUTAvQ2ZjRnRQdmFp?=
 =?utf-8?B?b3VNSWVCZm5LeUhHSlEzbEtHZDNpODhjY1VTeXMwV0ZJRDlaOUswS0paUVhv?=
 =?utf-8?B?TXFhNGNwajJTazYwZ0g3cmg2RUJldmVnWTF0UHp1U2dxNTdJOEZOOXcrVG9P?=
 =?utf-8?B?cmtJd1NiTUNLOGJEaGllSks3akRDRGp6Vitwb1lzMGNFNG5zVnJmUGU4aUkw?=
 =?utf-8?B?UytVdGRkamNqcXlKOW9sUXdJeDV1N3l5NXRhRmlObkorNHpvZVdGY1JFLzhn?=
 =?utf-8?B?WXhZK3JaZDlpa2k1aHlwUG9yWEZ1SzQzczJoNktxRTZPakZkUXpXUklmTU1O?=
 =?utf-8?B?TTJQYTAzZ3NrbzlpZzRBWEViLzNQL3lWV09MU0FlMUhBVHJCRHlsN0R4YVFj?=
 =?utf-8?B?aDBVOG8xcXBpaXNaRzgreEdiN2JWWGJWU0NwT2x0Rm5XMDBHVStwb1lCbFpQ?=
 =?utf-8?B?NEMxanJJcXFZVWgxSG5nc2JxNEh6SU04OHgzc1ZybUFMNHA4V1NCcEYyWmVR?=
 =?utf-8?B?L1VIcU1mODNMNEJrTk5oc3R2ZGdyb0NuNjBmTXlTb2xIc2tBUGRkZUpMVlpV?=
 =?utf-8?B?d1JvM1g3QzgyL2ZlSTJSOWM2Znc1ZXFLa2pzVmwrTm4vWmJmOFBWVEgybEdZ?=
 =?utf-8?B?b0xqTWxIakQ0aGdFdXE4MGZzcHZObkRxS0dvdmJQd0M0cmRISjNybDhmTFJY?=
 =?utf-8?B?ckRXbG96ZWhDQWEzYWxkZy9ORGV2ZHQ4WDdwcDZ3aXZ5bXM2bGVKK091dUI1?=
 =?utf-8?B?N2g0blBJZ2EzZTRGTUM1OFFzU3JKR0VSMXlvVjdqK2k1RVBuV3JJS3hiRzJM?=
 =?utf-8?B?YTRzVVd2NEJHUFI2VjBNaXc2aVRKMGpaSVRvL0hMV2IyTm9vN0tmbTlFcWFN?=
 =?utf-8?B?emFXd3dzTFB1VjVnMkt4UmlvTDBESXpJeVpUWVdzYkROMTZBcHprdVJKcjlJ?=
 =?utf-8?B?eE40OGJEQXgvMUlQVGJMdkliN1R6MTl0UDZoaUZ0ZHpMY0lQd3Q0THNPK2lU?=
 =?utf-8?B?S2JUODl0NHRSeXR0b0NEREM4QVpaWlg1M1RDRWlFbXgrT0JqSUo4MGErQVRp?=
 =?utf-8?B?d0d2UEhTVGdaQU5JMUVObXIrMnhRSllpMkRLdTluWGx6alZYemI4RHNOQlli?=
 =?utf-8?B?QzkrTmVUS1k5Q3RFMVFadG1ZYWZTNTJFejdSQi9qYVM3REQyZDZsVjhBOEw0?=
 =?utf-8?B?aENsbFJ2OVFiM3JwOFUyUDhjQ0dvaUxLS1dSSS9ZVGg1bzdpZXZZYVN5QTNJ?=
 =?utf-8?B?V3NtQTVTRkdaWmgvMGgxM1BqenJoL0pOc3V0NDNUdndUdmdQc3RWTlJLT2Jn?=
 =?utf-8?B?djBxVlduQk9QbGFqSjcrWTJiVW5aRENNWm41WmJodlRnYWxpelZwOGN4U2FQ?=
 =?utf-8?Q?tXT6ik3fFu7WxDSm7zg1qYA+Y?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 7baf3c69-d9e4-4b30-4258-08dc53230b38
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2024 14:41:55.8050
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: u3O6UVaVNiDtD1dYfS2GX+h9QjIiWPMHpOqc7N+pqDVbc+TtZHZPB15VLVHSXz1VvqEKTUs2IuKBThRTPPr77A==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR04MB7933

Add lpuart1 and cm40 uart.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8dxl-evk.dts | 37 +++++++++++++++++++++++++++
 1 file changed, 37 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts
index 2123d431e0613..2412ab145c066 100644
--- a/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8dxl-evk.dts
@@ -16,6 +16,8 @@ aliases {
 		mmc0 = &usdhc1;
 		mmc1 = &usdhc2;
 		serial0 = &lpuart0;
+		serial1 = &lpuart1;
+		serial6 = &cm40_lpuart;
 	};
 
 	chosen {
@@ -51,6 +53,16 @@ linux,cma {
 		};
 	};
 
+	m2_uart1_sel: regulator-m2uart1sel {
+		compatible = "regulator-fixed";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-name = "m2_uart1_sel";
+		gpio = <&pca6416_1 6 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
 	mux3_en: regulator-0 {
 		compatible = "regulator-fixed";
 		regulator-min-microvolt = <3300000>;
@@ -340,6 +352,12 @@ &lpuart0 {
 	status = "okay";
 };
 
+&lpuart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_lpuart1>;
+	status = "okay";
+};
+
 &flexcan2 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_flexcan2>;
@@ -354,6 +372,16 @@ &flexcan3 {
 	status = "okay";
 };
 
+&cm40_intmux {
+	status = "disabled";
+};
+
+&cm40_lpuart {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_cm40_lpuart>;
+	status = "disabled";
+};
+
 &lsio_gpio4 {
 	status = "okay";
 };
@@ -595,6 +623,15 @@ IMX8DXL_UART0_TX_ADMA_UART0_TX		0x06000020
 		>;
 	};
 
+	pinctrl_lpuart1: lpuart1grp {
+		fsl,pins = <
+			IMX8DXL_UART1_TX_ADMA_UART1_TX          0x06000020
+			IMX8DXL_UART1_RX_ADMA_UART1_RX          0x06000020
+			IMX8DXL_UART1_RTS_B_ADMA_UART1_RTS_B    0x06000020
+			IMX8DXL_UART1_CTS_B_ADMA_UART1_CTS_B    0x06000020
+		>;
+	};
+
 	pinctrl_usdhc1: usdhc1grp {
 		fsl,pins = <
 			IMX8DXL_EMMC0_CLK_CONN_EMMC0_CLK	0x06000041

-- 
2.34.1