Received-SPF: pass (google.com: domain of linux-kernel+bounces-128188-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
From: Frank Li <Frank.Li@nxp.com>
Date: Tue, 02 Apr 2024 10:41:29 -0400
Subject: [PATCH v5 2/4] arm64: dts: imx8dxl: add lpuart device in cm40
 subsystem
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240402-m4_lpuart-v5-2-3292629ba808@nxp.com>
References: <20240402-m4_lpuart-v5-0-3292629ba808@nxp.com>
In-Reply-To: <20240402-m4_lpuart-v5-0-3292629ba808@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>, Alice Guo <alice.guo@nxp.com>, 
 Peng Fan <peng.fan@nxp.com>, 
 Alexander Stein <alexander.stein@ew.tq-group.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?WEJzei9EMFRnWEh1RnFOS3Bvb090RWY0Q2lFMDJXTTlieG5HbVpHTDdkR0FT?=
 =?utf-8?B?K2VJcmNkblBSUkhIanE1dXBNQmRtb3djVGlIM3Z5U0FOVjBjN0cxK1NyTVBX?=
 =?utf-8?B?aVZPSWZVQXY1bmpwb2pDOGtvS09kU04wTUVOWVZFdTZhcmNlR25sdGcrckdV?=
 =?utf-8?B?bGRxeHMxcHpWSnF3bkorbnBJQklESHRIcFhudTVpc2FlWjNJVlFUbUxaM2lM?=
 =?utf-8?B?cCtwSDFqK1BUb3dLRnpkZ2hGcUROQ0tKK0JqRURaNWhvbVdBMlErRml6VEN3?=
 =?utf-8?B?d2FOT0ttaC85YzRXWU5zR3hPdUlqS2RaeDlsRm5oQUZZdFBqM1BuOFRRc3Bh?=
 =?utf-8?B?bU9DdHdJR0E1cWE5S0R6a0JBRlZvdW9RZytvSVdpMElCTXBpZTZBaDRvQTY5?=
 =?utf-8?B?bkMwWmkzOTRhUVlmWEJNbjBNU2VoeWJucnB4Sm1vMDF1SUV1OSt6eHlUM0c1?=
 =?utf-8?B?K2ZYWjJaQm1Kc0xKeGcwUGg5TGNmZGx0MU90NmNLYTdTY0hwNWxOcmNEY1Fm?=
 =?utf-8?B?LzJic1hvOTBjb00zZGxCQXRxUTVhV09NaVBDNVJqNzVGK1VwelRMUmh6ajVG?=
 =?utf-8?B?blgzdm9oUHgvUGFBOElUOUpFOWQyNFFuWHNXMy8xMFdRc3Vhd3UzMWZoU1gv?=
 =?utf-8?B?WE1tQzNNTHd0b3kzY20rQkk0cGpWVDJ0UlR0UmQxZGFTb1AyS2E0MHJNZU5Q?=
 =?utf-8?B?WlkxR2NHaGxOWGg3RzcrbVdMOXBDNzJDY2Jpa0hYOXhvNHljbmRrd09SOGdX?=
 =?utf-8?B?bEN0ZkdadHZZc1hVb0daNlNBNTZvSWJGMkl0V29uNGtRRmtFN2VnNWs2VjJ1?=
 =?utf-8?B?M1NwSVIrdDBXZ0dJRmNpWUtnTjYyR2p2WnpQRENyTUJjVlNGMlladktzVnZZ?=
 =?utf-8?B?OWJWYTZVeVNmZURlcFh5a2pEdVRRUzNUSVRNUjdVRi82TElNMnBSQWd5Rnds?=
 =?utf-8?B?L1JjaGs2eEttRGRSZ1pKWHF1S05lMmRybzFVZlR3dDBCNlZlRDdWTmxSUXMr?=
 =?utf-8?B?SEo3d01pdVRhY3hyR2xMdkMzSkNrMExzVFV4ZS9ud1MvZWpoYitZR0puZklw?=
 =?utf-8?B?NlJFcWt6bmxMU0ltYVpJSDllU21qRUFyOEtqMGNIM2d0aW5pQ1RKMndPZWFo?=
 =?utf-8?B?VmN6MnlFQzBvMWh3TmFFQkROSGZnTzNJVHA4dGtLR05PMHVRR0lFNjROSjdV?=
 =?utf-8?B?Yy9HbENXNzFMaXlBVFNGcC9Ja0g2OWZ0cVp2RmduWVUrNW9rd2ZueEtNWVVx?=
 =?utf-8?B?OG1oNEpPNElUMm5kd1BLQTE2QlcrSzF2U0wvUzJvMmlDMVRwRllIZnNwSkVy?=
 =?utf-8?B?cFFqVC9NVkcyNFVJN2FCVm56ZUxtK3poNi9ESnhpbWZGakNJN1JNYzZCNG1C?=
 =?utf-8?B?WXE4NklDSjBQWkdhOWZ3d3dTRWQrcjF0S1ZuRnVjSVRBODZDWmhvazg4MkIr?=
 =?utf-8?B?bVdEYmoxWFFPY3RIU3pxZWZVd3IwVUtWNDgrL1pYVnVUU0h0cG1CbTRPbWsz?=
 =?utf-8?B?V2JVVVMrMmhkaUR6L2x4aERNaHg2ejZjWTM3MS9nMm4xZ0hVQ1lYdTFvZnZC?=
 =?utf-8?B?S0tvMVVud2lDaWhncDZRZjVvV3hORjdtOFV5TTZ5KzhVTXBuMTR4dnNDN1dW?=
 =?utf-8?B?VU9NUzE5VHB5MDROYnB0NTBLREsraUdYcHkrbTRBMzRNS3JxenEwNkoyOTVB?=
 =?utf-8?B?WGRKUEJHRGZqZ1BZd0V5aTV5OTNmSDlFWUlrSVpQdENrblNNL01JVXU3TDZ0?=
 =?utf-8?B?cUQzTWlGQXVRV210SlpTNmI2UTcvVTkyMklvQ3M5Y0NCenBsdjhjd2JnRUNk?=
 =?utf-8?B?cGY2dUdkMC9CRnBTN0xUdExRdnpoVFRJT3JQcW5rTjQ2cEcyZmZnQUg2Z3VQ?=
 =?utf-8?B?dFFBVlRKZ3VianhqdDhoTjlQWGdXMWpIUUM2ZmczeVpvT0hLeWJ3MlJqRVZE?=
 =?utf-8?B?NEwrZERFekxGMTk5eTZDb3pubTFJZy9UUWNpOVNKT0x4Z2RRdVZvTHZTbEUw?=
 =?utf-8?B?Mlk3Z0JqMTRlSHg5WTUzTWlIS0JPd0ZOTllYcmVwUFJMLzZFY3lEN3ZWMk9T?=
 =?utf-8?B?YjNuL1Y1Z0xJZFFDbkhzUEJzMGM3a3A0eWRKVS80K25DN0VnWWsxQUJLbHZ1?=
 =?utf-8?Q?aCMtespUQ4HJiNifsWpBv8YXT?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4aa5fbca-6228-4e55-dea7-08dc53230815
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Apr 2024 14:41:50.5494
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: ioCBc+BnFHZtMGjgdr+n+erv08lViu3KVSl0kqUNW3CpMkawyqSX5f+vWGCDzAKZUh+4XLXgP+gvA3Nzg1urIw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR04MB7933

From: Alice Guo <alice.guo@nxp.com>

Add lpuart device in cm40 subsystem.

Signed-off-by: Alice Guo <alice.guo@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
Reviewed-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi | 24 ++++++++++++++++++++++++
 1 file changed, 24 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
index 84d7ae01e5f40..92752c0c5eb5b 100644
--- a/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-cm40.dtsi
@@ -20,6 +20,18 @@ cm40_subsys: bus@34000000 {
 	ranges = <0x34000000 0x0 0x34000000 0x4000000>;
 	interrupt-parent = <&cm40_intmux>;
 
+	cm40_lpuart: serial@37220000 {
+		compatible = "fsl,imx8qxp-lpuart";
+		reg = <0x37220000 0x1000>;
+		interrupts = <7 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cm40_uart_lpcg IMX_LPCG_CLK_1>, <&cm40_uart_lpcg IMX_LPCG_CLK_0>;
+		clock-names = "ipg", "baud";
+		assigned-clocks = <&clk IMX_SC_R_M4_0_UART IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_M4_0_UART>;
+		status = "disabled";
+	};
+
 	cm40_i2c: i2c@37230000 {
 		compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
 		reg = <0x37230000 0x1000>;
@@ -53,6 +65,18 @@ cm40_intmux: intmux@37400000 {
 		status = "disabled";
 	};
 
+	cm40_uart_lpcg: clock-controller@37620000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x37620000 0x1000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_M4_0_UART IMX_SC_PM_CLK_PER>,
+			 <&cm40_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_1>;
+		clock-output-names = "cm40_lpcg_uart_clk",
+				     "cm40_lpcg_uart_ipg_clk";
+		power-domains = <&pd IMX_SC_R_M4_0_UART>;
+	};
+
 	cm40_i2c_lpcg: clock-controller@37630000 {
 		compatible = "fsl,imx8qxp-lpcg";
 		reg = <0x37630000 0x1000>;

-- 
2.34.1