Received: by 2002:ab2:3350:0:b0:1f4:6588:b3a7 with SMTP id o16csp1114226lqe; Sun, 7 Apr 2024 20:57:13 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCWI3vv/Zt2yQLfuIIETDY62KgIOKOYyIbwf/IH8yno9S30gzbQQoGrLVNwlMiTwlh9jlZnobE0kUwctgf8uqhcg+kMoyqaoOHyNg4nKLQ== X-Google-Smtp-Source: AGHT+IHZTZY4ySHNQ9/pHb0+YhBnn02vVnjUwXX+nNa3iKuTGJqo5678rAhj0VA+n+cJG0NSDhll X-Received: by 2002:a05:622a:14f:b0:434:918c:956f with SMTP id v15-20020a05622a014f00b00434918c956fmr4410586qtw.26.1712548633366; Sun, 07 Apr 2024 20:57:13 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1712548633; cv=pass; d=google.com; s=arc-20160816; b=J+XGau3qDxLsulTGH96bHwsxij4jWi8EGce6Y+u4dYPoFHwJ9CCUqss5Cd+v35Py2t pQrNDVsWMDNvTzRgUls5wNiO4QZcB1EW93xpyA19U/c1A2dFIdY9dCk54q+itx+Vi1dq 8JWj9HKZqiqJijo5bWO4QRtIpgs7LBOS2wqh9vDychDQWSt57meI2mdecjFl+zZnFagN CNlpw5RYDVm7VrdF7kBy6J06R8C/S8eSQLn2qLtDMIJ6OZ9A/Kw1thQm98uCubAZI2T0 DbOM9BRjUO708SflwuhepN3tXJR8ocukRtcr7+Lww5x7Ffrw3YgvQFlc2i4/yebh1NKT nXnw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:list-unsubscribe:list-subscribe :list-id:precedence:dkim-signature; bh=t5nAgfNYfB0Z+mfrRK2mpFihZrCx/GK87TdIEbmr9Oo=; fh=VSu/6CqJleHDK0JNW1zjPBHKoBI+mat20cmgry8wQd8=; b=lSAjkIzMF883PkU6X8jRc7OA5L0KWGNpHazVcug4yyH3Cz/S/UlKeCxb44sIUoUD/Z sLKeTIY2wxT4ne6LMBMO3I12zkqhNAInm97g11qeSeyd41a1y2jT5Tsb0M8igEFvn9Dj sKLs95yi59CmBpDL+FSsBVoSRm0rFJJ1W/aGatvuXnw/Q5zkTcSe39pmFYtVTov/4Pj6 wuwHjwYMdHITP23AjNd2sgIClWYtHALU+eFvP+ygRz1UoHr6J6PTohAUZSmLFGFtfhT3 X8dln4dUTuGDstlh/RHotj3k35Z7CNrTmM/5dTlqyP0Q2Dz4Q2+xmI8P4924OkK39nbf Wg7g==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=Qlb4enEK; arc=pass (i=1 spf=pass spfdomain=sifive.com dkim=pass dkdomain=sifive.com dmarc=pass fromdomain=sifive.com); spf=pass (google.com: domain of linux-kernel+bounces-134771-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-134771-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=sifive.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id j16-20020ac85f90000000b00434728e6233si4735848qta.693.2024.04.07.20.57.13 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 07 Apr 2024 20:57:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-134771-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=Qlb4enEK; arc=pass (i=1 spf=pass spfdomain=sifive.com dkim=pass dkdomain=sifive.com dmarc=pass fromdomain=sifive.com); spf=pass (google.com: domain of linux-kernel+bounces-134771-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-134771-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=sifive.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 0A4DB1C21388 for ; Mon, 8 Apr 2024 03:57:13 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 8C7EB53AC; Mon, 8 Apr 2024 03:57:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=sifive.com header.i=@sifive.com header.b="Qlb4enEK" Received: from mail-oo1-f46.google.com (mail-oo1-f46.google.com [209.85.161.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 25EC6469D for ; Mon, 8 Apr 2024 03:56:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.161.46 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712548621; cv=none; b=c26fEeFvqMciZ5NRitL+GYHoDerr4VM5aVYSeSqT0pwavabE1RnYHuc1qGbrv+reHze/2LM41jdTcM1IRGiB/uBqWgXK4CM+cBZig5qO7OJarzpcLhjHXjtAGidmK1SgBd94suHaNRVq5E6hScwZB+810n4wBEvVrNgM3TRkE8I= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712548621; c=relaxed/simple; bh=tVNm71Fcrn4Kph6vsY20+75q99vXCgOCL4MpEu8ryHQ=; h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject: To:Cc:Content-Type; b=NPt+mhflFjDpyvUEaX0nDzKlC+ytKAQ4RB1ZMB6w+BQfmrf/ZLbIs4X9Iuw0ky0udO6EsR59rJ3h2CiZVL7UySla0GSLTePYh9k4H2qpwZyN5v1+iN89ydnYRYqe5eMX9Dm1w6bEMWXxa+vSyCOlGEDmKCugGZdQ1ccijNYxRxE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sifive.com; spf=pass smtp.mailfrom=sifive.com; dkim=pass (2048-bit key) header.d=sifive.com header.i=@sifive.com header.b=Qlb4enEK; arc=none smtp.client-ip=209.85.161.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=sifive.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sifive.com Received: by mail-oo1-f46.google.com with SMTP id 006d021491bc7-5a522ae3747so1808888eaf.1 for ; Sun, 07 Apr 2024 20:56:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; t=1712548619; x=1713153419; darn=vger.kernel.org; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=t5nAgfNYfB0Z+mfrRK2mpFihZrCx/GK87TdIEbmr9Oo=; b=Qlb4enEKOQTP/LaGVp2DVRsIJPEX2QZQHfwINZ0IRC0dUgJUib1rKsggEffSA1NNDI QuodTh5dgovysnedb0PrNaPfqxFiPIaPQ8Km5aLQJYghwMl3dGKrBs164Ogrec9Yqc/+ jsAtwavLP7xDIx6XrBvGbv4a1gM6DqgL4w+vncyQ7DMVteuYMsS5mh/TR2Nj3YsYSV4x RQBfRyDkbaxw+5KYbrQXbAupuJ3qq3mGKzwWwvV8ULC+LuYQcDCe6fZnQhVdk+y8a0i/ ZCazFRzdYbZG4Vhb37GR/UkZKlqPZHcHIlz5XniE23Z/JmgwnwzXLInqveN4gc7F2ZoE cKlg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712548619; x=1713153419; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=t5nAgfNYfB0Z+mfrRK2mpFihZrCx/GK87TdIEbmr9Oo=; b=j7XpRtVJXYtk0ej7Xcerr1DXKTkDdj27oNzZOJiYd+KkItUNjYZUOOdG59prHSVEq4 CaNsKKyGWxq6n7e6TVljB+bOLzsZma2Aoa7ZY6PwA4+yNizXwzNk/usFWcc83C+3j57g 4Y9Bvrx6pUpWHZjQ/5YgQPXztDF56tLblOumRXg0gZ5E2d6A8lim+ac+8JbaGPYBDzFL H4rgDc/1TEU5C5rA3hhCHO+LcsnBm+JDI2Q2GtXxb52JsbiNaKwfyb8SVXV/mSe/c+Yw hhz8kCY8nKi/4+8UmvFFa19K3FrJCy/wDlBt8ZOj91dsq3023Oek0NoR3DDXoSrVv+BN iS+g== X-Forwarded-Encrypted: i=1; AJvYcCU/A6776Dft1wqhpU2z44Jo2bvrJKTGFapEDDvz8r8Toaq4HKS/taI8g8fG3zN/xZBe9oavGBxAYQBbQba7eOS6aQichnlTGOy8wHO+ X-Gm-Message-State: AOJu0YzY+cS7uOkXb2V4iIOD+k4VnD0PAvp5bmLpG3LUqDLuTowrHxSe wjL18OzeY12MZJfMv4c4FTXvX5SoCMjUb8KeSJkI/cjYrN2yQD/BIa/hSFmz0q+SpjpDRjmGYwP 7G2fUJ1oLMqEtkXnZm6+Zl0oR5KGVVQIuQnzSGw== X-Received: by 2002:a05:6820:619:b0:5aa:a8f:e4b1 with SMTP id e25-20020a056820061900b005aa0a8fe4b1mr2603089oow.4.1712548619015; Sun, 07 Apr 2024 20:56:59 -0700 (PDT) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 References: <20240326101054.13088-1-yongxuan.wang@sifive.com> In-Reply-To: From: Yong-Xuan Wang Date: Mon, 8 Apr 2024 11:56:50 +0800 Message-ID: Subject: Re: [PATCH 1/1] RISC-V: KVM: Avoid lock inversion in SBI_EXT_HSM_HART_START To: Anup Patel Cc: linux-riscv@lists.infradead.org, kvm-riscv@lists.infradead.org, greentime.hu@sifive.com, vincent.chen@sifive.com, Atish Patra , Paul Walmsley , Palmer Dabbelt , Albert Ou , kvm@vger.kernel.org, linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Hi Anup, On Tue, Apr 2, 2024 at 11:48=E2=80=AFAM Anup Patel wr= ote: > > On Tue, Mar 26, 2024 at 3:41=E2=80=AFPM Yong-Xuan Wang wrote: > > > > Documentation/virt/kvm/locking.rst advises that kvm->lock should be > > acquired outside vcpu->mutex and kvm->srcu. However, when KVM/RISC-V > > handling SBI_EXT_HSM_HART_START, the lock ordering is vcpu->mutex, > > kvm->srcu then kvm->lock. > > > > Although the lockdep checking no longer complains about this after comm= it > > f0f44752f5f6 ("rcu: Annotate SRCU's update-side lockdep dependencies"), > > it's necessary to replace kvm->lock with a new dedicated lock to ensure > > only one hart can execute the SBI_EXT_HSM_HART_START call for the targe= t > > hart simultaneously. > > > > Signed-off-by: Yong-Xuan Wang > > --- > > arch/riscv/include/asm/kvm_host.h | 1 + > > arch/riscv/kvm/vcpu.c | 1 + > > arch/riscv/kvm/vcpu_sbi_hsm.c | 5 ++--- > > 3 files changed, 4 insertions(+), 3 deletions(-) > > > > diff --git a/arch/riscv/include/asm/kvm_host.h b/arch/riscv/include/asm= /kvm_host.h > > index 484d04a92fa6..537099413344 100644 > > --- a/arch/riscv/include/asm/kvm_host.h > > +++ b/arch/riscv/include/asm/kvm_host.h > > @@ -254,6 +254,7 @@ struct kvm_vcpu_arch { > > > > /* VCPU power-off state */ > > bool power_off; > > + struct mutex hsm_start_lock; > > Instead of a mutex hsm_start_lock, let's introduce spinlock mp_state_lock > which needs to be taken whenever power_off is accessed. Also, we should > rename "power_off" to "mp_state" with two possible values. > > > > > /* Don't run the VCPU (blocked) */ > > bool pause; > > diff --git a/arch/riscv/kvm/vcpu.c b/arch/riscv/kvm/vcpu.c > > index b5ca9f2e98ac..4d89b5b5afbf 100644 > > --- a/arch/riscv/kvm/vcpu.c > > +++ b/arch/riscv/kvm/vcpu.c > > @@ -119,6 +119,7 @@ int kvm_arch_vcpu_create(struct kvm_vcpu *vcpu) > > spin_lock_init(&vcpu->arch.hfence_lock); > > > > /* Setup reset state of shadow SSTATUS and HSTATUS CSRs */ > > + mutex_init(&vcpu->arch.hsm_start_lock); > > cntx =3D &vcpu->arch.guest_reset_context; > > cntx->sstatus =3D SR_SPP | SR_SPIE; > > cntx->hstatus =3D 0; > > diff --git a/arch/riscv/kvm/vcpu_sbi_hsm.c b/arch/riscv/kvm/vcpu_sbi_hs= m.c > > index 7dca0e9381d9..b528f6e880ae 100644 > > --- a/arch/riscv/kvm/vcpu_sbi_hsm.c > > +++ b/arch/riscv/kvm/vcpu_sbi_hsm.c > > @@ -71,14 +71,13 @@ static int kvm_sbi_ext_hsm_handler(struct kvm_vcpu = *vcpu, struct kvm_run *run, > > { > > int ret =3D 0; > > struct kvm_cpu_context *cp =3D &vcpu->arch.guest_context; > > - struct kvm *kvm =3D vcpu->kvm; > > unsigned long funcid =3D cp->a6; > > > > switch (funcid) { > > case SBI_EXT_HSM_HART_START: > > - mutex_lock(&kvm->lock); > > + mutex_lock(&vcpu->arch.hsm_start_lock); > > ret =3D kvm_sbi_hsm_vcpu_start(vcpu); > > - mutex_unlock(&kvm->lock); > > + mutex_unlock(&vcpu->arch.hsm_start_lock); > > The use of kvm->lock over here was also protecting > simultaneous updates to VCPU reset context. It's better > to introduce a separate lock for protecting VCPU reset > context access. > > > break; > > case SBI_EXT_HSM_HART_STOP: > > ret =3D kvm_sbi_hsm_vcpu_stop(vcpu); > > -- > > 2.17.1 > > > > I think this patch can be broken down into two patches: > 1) Patch replacing VCPU "power_off" with "enum mp_state" > and introducing "mp_state_lock" > 2) Patch introducing VCPU reset context lock > > Regards, > Anup Got it! I will update these in a new patchset. Thank you! Regards, Yong-Xuan