Received-SPF: pass (google.com: domain of linux-kernel+bounces-137703-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
Date: Tue, 9 Apr 2024 20:37:44 -0300
From: Jason Gunthorpe <jgg@nvidia.com>
To: Baolu Lu <baolu.lu@linux.intel.com>
Cc: Kevin Tian <kevin.tian@intel.com>, Joerg Roedel <joro@8bytes.org>,
	Will Deacon <will@kernel.org>, Robin Murphy <robin.murphy@arm.com>,
	Jean-Philippe Brucker <jean-philippe@linaro.org>,
	Nicolin Chen <nicolinc@nvidia.com>, Yi Liu <yi.l.liu@intel.com>,
	Jacob Pan <jacob.jun.pan@linux.intel.com>,
	Joel Granados <j.granados@samsung.com>, iommu@lists.linux.dev,
	virtualization@lists.linux-foundation.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH v4 1/9] iommu: Introduce domain attachment handle
Message-ID: <20240409233744.GI5383@nvidia.com>
References: <20240403011519.78512-1-baolu.lu@linux.intel.com>
 <20240403011519.78512-2-baolu.lu@linux.intel.com>
 <20240403115851.GA1723999@nvidia.com>
 <3b740988-7fe6-4328-8ce2-d66d9a2ab497@linux.intel.com>
 <20240408140548.GO5383@nvidia.com>
 <4c07d54f-6c6c-47be-9e5a-3cff8162dd3b@linux.intel.com>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <4c07d54f-6c6c-47be-9e5a-3cff8162dd3b@linux.intel.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?gdnTPGs6yjPbaMgLxztnVbO4b6odNVWLlZ8T6REwOzs0CMroZ3DqyGIg+miz?=
 =?us-ascii?Q?kbxLyFDhsBNNM81qRE1b1eml8AT5f/M1G/p8uOhsygGrNEtPqecHAdemc959?=
 =?us-ascii?Q?Kf4rS+nHRQPVcX3QWA0XpXciUFsPZqj53RiGg3sOkHTIJgfkc6HsElCPS0Gb?=
 =?us-ascii?Q?QBlnhezdUcVRC4BpIopuiEPi5FZLurNhzGBzgtWOf5XIpX6PeRmX6/guDFtN?=
 =?us-ascii?Q?prFTFiFLuxg9Bm1Lz12NhfqO4awGJWwGq8u967x6Ch1IQsUv3HKJR+VlSvHW?=
 =?us-ascii?Q?4PlsoAxycDXuHmQ0XiL9jWPF8MExj9MUdKUzLJiKZKha6BF9b8NfRHmRyJtf?=
 =?us-ascii?Q?k/D6YrecfsnjNDv//42i6Eag151fYwYGcqck0MMFrnCTB1Ot2EnRzapaEXVk?=
 =?us-ascii?Q?MSqR072wtVqmslfuZRe9Vqlo/ZXg+aLjsTTOG6MRnjTs+ZzK0oKe5je/3kCL?=
 =?us-ascii?Q?f7z3K9FyoX7Y2t7nzHzYyee5KLnLOhUnSnLsPXuwsBwUUktNUatY/hDjOeDO?=
 =?us-ascii?Q?5akAoW3KqsjT+bszv59+dOKATPY1COjGZICdBnaI3yF5NYbOD4Wxn0cDIoeQ?=
 =?us-ascii?Q?MRKfNY+jNC4HDX7RI2XJoPyp0jtVpqIc2HbNhr5OXXhumCJidw30DYmTFOvD?=
 =?us-ascii?Q?5X0zFAeDZxkQW99RArA/xGHqm2iZIDnZ62RII6j0ZnAPCxHrAdrDBrYmthZu?=
 =?us-ascii?Q?Rzjf5a4wUQQMKzJRHLXECgiJFk+xT1y29uJbI+5VRm+IsIApEO5vRfwyONO2?=
 =?us-ascii?Q?dJHS3wXX4kNkvd6v8bcOW8UpFZvVZwQcJ6ZWNpjFjNhJoKGQt1TGBgj0eSsj?=
 =?us-ascii?Q?9K4JKZJbiHdiO3JB3lwHgLQ3zBnuTXOppnweDrLxGJVGC2ESD3XxV33Ebw41?=
 =?us-ascii?Q?+nknB/CmyMd5F4sy2POnRYBZFMAXmAezyVB95VQQMmRekjX2PY6QT/BjugOp?=
 =?us-ascii?Q?F61WVLnFhQK/AwrVS8CKoeIxIeT7OQIQ6kNG3sphrgc2Bs2RR8c7t8EFnhxZ?=
 =?us-ascii?Q?nU8POh2NQVZ1vjEyGDqFV41ADpWWkJZfLYSfbgx9TmyEj662m+rAn3UHIff+?=
 =?us-ascii?Q?JEipNhTdGRpYRZkVOqPGtl2XZairir6qBo6EYI7P2KIdrSes8iB5EZHUIc72?=
 =?us-ascii?Q?FPAFzLgR8zpsZ2SPkwGlFkdF98cDAQtTL6Q+LbcdEjCd2IO9LoGq/o3X790L?=
 =?us-ascii?Q?5+FAr5hFQu95tdBQwIh6P+H1gm7ceXCmMqxJb7L7icNeCcKUh3x72hSdI4Ji?=
 =?us-ascii?Q?DMKGenhQFQ3NAYideg7TaDjiPbeiqcyxs7RMIR06h0H09qVq38O2dr0hXkIU?=
 =?us-ascii?Q?DrddzrMQAPBMUjL55EU68alYp/MxFSc4DCNJIrqRZ/2GGcksnS66VFzGJ8C+?=
 =?us-ascii?Q?Ik/EziIp3YM3n8ccRMxa8lpahUXKlciZzcZG/6yM/MUA51ZFyDxuBOIX106G?=
 =?us-ascii?Q?YXPjWwM1MwHvEDu/SsZKRInpD5eckXsGK3XzcONLEm68zLKEmE1MmxN6EznS?=
 =?us-ascii?Q?kDtKcd5sVallVIHkoH66q2dt2Xp/WToqt4mrRRaO871fNMRYQZQEZNjYtYbD?=
 =?us-ascii?Q?J7RhxqpT3viLbCsqR9ncjE0HXXSRFVz6xOnXoiLJ?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 57fa5fec-d664-4ba0-97ce-08dc58ee0f0f
X-MS-Exchange-CrossTenant-AuthSource: DM6PR12MB3849.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Apr 2024 23:37:45.9422
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: GPVFPDowCpiH8rgD2z5RHkup52Llo4/hNKJWLyIa/Bc4pcAyrCj6+O9c+Rgg2eoC
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY5PR12MB6371

On Tue, Apr 09, 2024 at 09:53:26AM +0800, Baolu Lu wrote:
> On 4/8/24 10:05 PM, Jason Gunthorpe wrote:
> > > void iommufd_fault_domain_detach_dev(struct iommufd_hw_pagetable *hwpt,
> > >                                       struct iommufd_device *idev)
> > >   {
> > > +       struct iommufd_fault *fault = hwpt->fault;
> > > +       struct iommu_attach_handle *handle;
> > > +
> > >          if (WARN_ON(!hwpt->fault_capable))
> > >                  return;
> > > 
> > > +       handle = iommu_attach_handle_get(idev->igroup->group,
> > > IOMMU_NO_PASID);
> > >          iommu_detach_group(hwpt->domain, idev->igroup->group);
> > >          iommufd_fault_iopf_disable(idev);
> > But is this right? Couldn't there be PASID's doing PRI?
> 
> As far as I can see, there are two types of user PASID.
> 
> 1. When a device is assigned to userspace, the PASID table is managed by
>    the userspace.
> 
>    Userspace doesn't need PASID attach/detach/replace uAPIs in this
>    scenario. All I/O page faults are directed to userspace through the
>    hw pagetable attached to the RID.
> 
>    If hw pagetable is detached from the RID, or a non-iopf-capable
>    hw pagetable is attached the RID, the PRI for user PASID is already
>    broken.

I would say in this case the special nesting HWPT should have an
indication if PRI should be supported or not when it is created and
that should drive the PRI enablement..

>    The current code base doesn't yet support PASID attach/detach/replace
>    uAPIs. Therefore, above code is safe and reasonable. However, we will
>    need to revisit this code when those APIs become available.

Okay, I see.

Can we do the PASID iommufd stuff soon? What is the plan here?

Jason