Received: by 2002:ab2:1347:0:b0:1f4:ac9d:b246 with SMTP id g7csp158517lqg; Wed, 10 Apr 2024 20:32:44 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCVODKR9+YyWzYcgSA2p/IkC/B3k9koUDUoxIK64/4UXsdFGd7FwBAFJE3DwUX5IBlDOzHaGOWXlkEnxLt2RS1jyY+j/k/hBL7SBX2vEJA== X-Google-Smtp-Source: AGHT+IEbTHl01d1vbAmAokT3cP23ynIsNAOWp6tggGyeJ2TT3OXqFNPCzkxAkOvAFB5h7D4gNePw X-Received: by 2002:a05:6a00:2d05:b0:6e7:e6b:2ead with SMTP id fa5-20020a056a002d0500b006e70e6b2eadmr5105408pfb.28.1712806364197; Wed, 10 Apr 2024 20:32:44 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1712806364; cv=pass; d=google.com; s=arc-20160816; b=ubTcNP8R9s4TBRYDxUrTyZp8fV6kxaXkeQRB/CUhZFaDEsFuFcxtWigPPqTiFRtEfK 4XajazBTDHuoMi3FSRyLRnfeCLneKA14L580IdnfSjgCnmYf5bWHm/gkfuB/XCm+Bc/9 l0FFmy1sBcKT0xArF1Hym2am/h0uhL+GJM1UYXM9y4HAQvlC2g3+NzMyRGNeBP022IUE wd1vWGJQSKmOfZb7Y9WThlDafnSIr4nu/jEzP7uPu+aFPCiWFewSjtEZNtV/vCUmKgN5 6RKJV4PVAqITnAhhh6NjJQ9I29zoSU+Sr8b5ffpBY7oLFMZDzoVpOZVv4cbVsJX1cSpD 3Wvw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-unsubscribe:list-subscribe:list-id:precedence:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=+yvAfit7ZAAA6z0gbZIpLHd60u1vYkDyZrFseJzEr+Q=; fh=f4KQnOf4DL3FZ4rINpxCCB681RH9plJXTbAzdkN1cKE=; b=oooFdUyqkLhSzf/w2Ji9P0PSRKv942+xUslQRzPMAkXY8kUF7u/xQ7sqQ4GSyoS7/4 hmmlPx6uuH4gxvgJ6/iUVzQSL1TTVrEOczL86V7eGvg50cdsoym5GA/yaKnQ0Bz8v526 Ma6nqc6rG7DfWVxouGTVBzsmPn/PO6cN6Mrj1id5586TvTmyg3F3Hv/lmHSvAPc6qfY/ M93CE208XpfnO0Mri/nIF/wfwwYGi8OcNb/SS0F4mIKVhdgr+RxBzwejKFGGwqAdZ0Ue 4TF12RZn11WHEvYoeBXaH0LaPaB+r5AUmxPvWjKmzP3J4VDGqmXZMA51OB3y4xJYoCKB fUbw==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=lMA89NG9; arc=pass (i=1 spf=pass spfdomain=qualcomm.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-139695-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-139695-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id v12-20020a056a00148c00b006e6b34c3209si600822pfu.350.2024.04.10.20.32.43 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 10 Apr 2024 20:32:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-139695-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=lMA89NG9; arc=pass (i=1 spf=pass spfdomain=qualcomm.com dkim=pass dkdomain=quicinc.com dmarc=pass fromdomain=quicinc.com); spf=pass (google.com: domain of linux-kernel+bounces-139695-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-139695-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 78CBDB2247A for ; Thu, 11 Apr 2024 03:15:58 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 057A213BAE8; Thu, 11 Apr 2024 03:15:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="lMA89NG9" Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E782C60B96; Thu, 11 Apr 2024 03:15:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712805340; cv=none; b=KVIh/cj+I+AK3AQSFw3CXf1koKlb5+sfJ3suaKY0zA0HJhpfP/v0PKSdbQAS/tvwpf1o+UGnHHCqHWNRMtaR8AsRRbKX8KJ1Z2Bd0RfF2btMuToqT/OOBvwisc1l1/O5L/9+lm5MlS8T/bS2uleBrFIHPQj7bJYiqokiSZCc4N0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712805340; c=relaxed/simple; bh=03o3OZMec3i6+7kXt9bjcwyykE6NhH/f7zbRnRjFZic=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References; b=lo7DXwnE2BeVtkC92SGrhRt4eS5dIZMqYIxemgUaYJQggJ8GcRplwIGUpPMdVAXovWVLDjmVF2OqDNeTAY4FvBb79aFyQWwfnYY21/h/81Hz1b1ydSXbtnZinx1uQ+j+EiYceWJa5HAJXBQFvX6sceT8Gp4ewE/QOsPviqH4fHc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=qualcomm.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=lMA89NG9; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=qualcomm.com Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 43B25w00028277; Thu, 11 Apr 2024 03:15:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references; s= qcppdkim1; bh=+yvAfit7ZAAA6z0gbZIpLHd60u1vYkDyZrFseJzEr+Q=; b=lM A89NG923m/IOs7QPl4LzL/yLcTpj7u3TDnsU9ZwgxPaTIt44qzspfxgx1zP/9yqQ CB7uN3kvzJs1kqZT0KkCkWYL0NJHPjOooz5nvpWUaQ01oANkAkwGnECf7/itN01L ngx95DnyHt2dXI9ckVFyAcVQXWT5jumSZW3tLeRuxLfCUYYcf177udP5MRrZ9UfV lXYK7pvy14366zdbjgFeVcqYl91DvklRJao8ObwoP2fAuvp7fHXRtNHOUhfpapaP TM/6xe9ugMgEIpF3PEf+UJUheYNw3fV5gTH0I/Nj5hyKf+zgX1X92jh8ja8iBpNC nSPZZlwX+LHpQXhdI3Qg== Received: from aptaippmta02.qualcomm.com (tpe-colo-wan-fw-bordernet.qualcomm.com [103.229.16.4]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3xe0pw16xj-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 11 Apr 2024 03:15:35 +0000 (GMT) Received: from pps.filterd (APTAIPPMTA02.qualcomm.com [127.0.0.1]) by APTAIPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTP id 43B3FXlx018372; Thu, 11 Apr 2024 03:15:33 GMT Received: from pps.reinject (localhost [127.0.0.1]) by APTAIPPMTA02.qualcomm.com (PPS) with ESMTP id 3xayfkm15x-1; Thu, 11 Apr 2024 03:15:33 +0000 Received: from APTAIPPMTA02.qualcomm.com (APTAIPPMTA02.qualcomm.com [127.0.0.1]) by pps.reinject (8.17.1.5/8.17.1.5) with ESMTP id 43B3FWWc018354; Thu, 11 Apr 2024 03:15:33 GMT Received: from cbsp-sh-gv.qualcomm.com (CBSP-SH-gv.ap.qualcomm.com [10.231.249.68]) by APTAIPPMTA02.qualcomm.com (PPS) with ESMTP id 43B3FWNK018363; Thu, 11 Apr 2024 03:15:33 +0000 Received: by cbsp-sh-gv.qualcomm.com (Postfix, from userid 4098150) id 33A175ADF; Thu, 11 Apr 2024 11:15:32 +0800 (CST) From: Qiang Yu To: mani@kernel.org, quic_jhugo@quicinc.com Cc: mhi@lists.linux.dev, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, quic_cang@quicinc.com, quic_mrana@quicinc.com, Qiang Yu Subject: [PATCH v2 1/2] bus: mhi: host: Add sysfs entry to force device to enter EDL Date: Thu, 11 Apr 2024 11:15:28 +0800 Message-Id: <1712805329-46158-2-git-send-email-quic_qianyu@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1712805329-46158-1-git-send-email-quic_qianyu@quicinc.com> References: <1712805329-46158-1-git-send-email-quic_qianyu@quicinc.com> X-QCInternal: smtphost X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 4talb_mII-ohnl83ahmVrGPauOSS4HJf X-Proofpoint-ORIG-GUID: 4talb_mII-ohnl83ahmVrGPauOSS4HJf X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-04-10_08,2024-04-09_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 phishscore=0 suspectscore=0 bulkscore=0 adultscore=0 impostorscore=0 priorityscore=1501 mlxscore=0 clxscore=1015 mlxlogscore=999 malwarescore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2404010003 definitions=main-2404110022 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Add sysfs entry to allow users of MHI bus force device to enter EDL. Considering that the way to enter EDL mode varies from device to device and some devices even do not support EDL. Hence, add a callback edl_trigger in mhi controller as part of the sysfs entry to be invoked and MHI core will only create EDL sysfs entry for mhi controller that provides edl_trigger callback. All of the process a specific device required to enter EDL mode can be placed in this callback. Signed-off-by: Qiang Yu --- drivers/bus/mhi/host/init.c | 35 +++++++++++++++++++++++++++++++++++ include/linux/mhi.h | 1 + 2 files changed, 36 insertions(+) diff --git a/drivers/bus/mhi/host/init.c b/drivers/bus/mhi/host/init.c index 44f9349..333ac94 100644 --- a/drivers/bus/mhi/host/init.c +++ b/drivers/bus/mhi/host/init.c @@ -127,6 +127,32 @@ static ssize_t soc_reset_store(struct device *dev, } static DEVICE_ATTR_WO(soc_reset); +static ssize_t force_edl_store(struct device *dev, + struct device_attribute *attr, + const char *buf, size_t count) +{ + struct mhi_device *mhi_dev = to_mhi_device(dev); + struct mhi_controller *mhi_cntrl = mhi_dev->mhi_cntrl; + unsigned long val; + int ret; + + ret = kstrtoul(buf, 10, &val); + if (ret < 0) { + dev_err(dev, "Could not parse string: %d\n", ret); + return ret; + } + + if (!val) + return count; + + ret = mhi_cntrl->edl_trigger(mhi_cntrl); + if (ret) + return ret; + + return count; +} +static DEVICE_ATTR_WO(force_edl); + static struct attribute *mhi_dev_attrs[] = { &dev_attr_serial_number.attr, &dev_attr_oem_pk_hash.attr, @@ -1018,6 +1044,12 @@ int mhi_register_controller(struct mhi_controller *mhi_cntrl, if (ret) goto err_release_dev; + if (mhi_cntrl->edl_trigger) { + ret = sysfs_create_file(&mhi_dev->dev.kobj, &dev_attr_force_edl.attr); + if (ret) + goto err_release_dev; + } + mhi_cntrl->mhi_dev = mhi_dev; mhi_create_debugfs(mhi_cntrl); @@ -1051,6 +1083,9 @@ void mhi_unregister_controller(struct mhi_controller *mhi_cntrl) mhi_deinit_free_irq(mhi_cntrl); mhi_destroy_debugfs(mhi_cntrl); + if (mhi_cntrl->edl_trigger) + sysfs_remove_file(&mhi_dev->dev.kobj, &dev_attr_force_edl.attr); + destroy_workqueue(mhi_cntrl->hiprio_wq); kfree(mhi_cntrl->mhi_cmd); kfree(mhi_cntrl->mhi_event); diff --git a/include/linux/mhi.h b/include/linux/mhi.h index cde01e1..8db56d7 100644 --- a/include/linux/mhi.h +++ b/include/linux/mhi.h @@ -435,6 +435,7 @@ struct mhi_controller { void (*write_reg)(struct mhi_controller *mhi_cntrl, void __iomem *addr, u32 val); void (*reset)(struct mhi_controller *mhi_cntrl); + int (*edl_trigger)(struct mhi_controller *mhi_cntrl); size_t buffer_len; int index; -- 2.7.4