Received-SPF: pass (google.com: domain of linux-kernel+bounces-139951-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
Message-ID: <91d20871180273b2898645ed61028882.sboyd@kernel.org>
Content-Type: text/plain; charset="utf-8"
Precedence: bulk
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <CAPUP7E7RmfOpN4C+BZT-52OeLe349NY_XPaj6HaiG_O42r9n9g@mail.gmail.com>
References: <20231215115914.11588-1-zhifeng.tang@unisoc.com> <20231215115914.11588-3-zhifeng.tang@unisoc.com> <057db34aae21f78ca68ca0cc2930c97f.sboyd@kernel.org> <CAPUP7E7RmfOpN4C+BZT-52OeLe349NY_XPaj6HaiG_O42r9n9g@mail.gmail.com>
Subject: Re: [PATCH V3 2/3] clk: sprd: Add reset controller driver for ums512
From: Stephen Boyd <sboyd@kernel.org>
Cc: Baolin Wang <baolin.wang@linux.alibaba.com>, Chunyan Zhang <zhang.lyra@gmail.com>, Conor Dooley <conor+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Michael Turquette <mturquette@baylibre.com>, Orson Zhai <orsonzhai@gmail.com>, Philipp Zabel <p.zabel@pengutronix.de>, Rob Herring <robh+dt@kernel.org>, Zhifeng Tang <zhifeng.tang@unisoc.com>, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Wenming Wu <wenming.wu@unisoc.com>
To: tang zhifeng <zhifeng.tang23@gmail.com>
Date: Thu, 11 Apr 2024 00:18:22 -0700
User-Agent: alot/0.10

Quoting tang zhifeng (2024-01-15 18:10:45)
>=20
> Dear Stephen
> We clock controller register block also contains reset bits for some of t=
hese
> peripherals=EF=BC=8C
> so reset controller and clock provider are combined together as a block,a=
nd put
> it under the driver/clk/.
> Under driver/clk/, we can also see that other manufacturers support reset
> controller=E3=80=82

I still don't see any reason why it can't be an auxiliary device and the
reset driver put in drivers/reset/