Received: by 2002:ab2:7041:0:b0:1f4:bcc8:f211 with SMTP id x1csp77276lql; Fri, 12 Apr 2024 04:29:16 -0700 (PDT) X-Forwarded-Encrypted: i=4; AJvYcCULRVhRmIjK4IBqqe4llLNHTqyLdFbCos8S69Ju+5H5jzeT8jrQV0gZ5TQYPZMQoX6kzF0d2+yJm+1IEJuDHPJ+MEHZKPpTBX2ZexM32A== X-Google-Smtp-Source: AGHT+IGke0Dgs67+SkYhSms5UmZM2CW9UYfjkiW/o4X1PU5K9+mjPFdn8Ke5PEerJTAeo50uboOy X-Received: by 2002:a17:903:3285:b0:1e2:194a:3d22 with SMTP id jh5-20020a170903328500b001e2194a3d22mr2023447plb.32.1712921355924; Fri, 12 Apr 2024 04:29:15 -0700 (PDT) ARC-Seal: i=3; a=rsa-sha256; t=1712921355; cv=pass; d=google.com; s=arc-20160816; b=pA2olo5/eFT4SYxfAuQBsfI81dWfyNb2UP63vVJ+Tqc/SkgtOfeTD2h4PcpwBzq5f+ h/xncEQcFpF3pwiSk8sHRSa/JEzJvua3+KCEnCfoo0eIpIYccK6CXnZH3XlejzNtPOGH KEAmGdbZD8X9R4GPNR1Oai7ZmUN0RkCkInCshKg5SX8JyorYZErtr7QbaR+yOmpFdtGV 1dqsxIlPGMB7GLWd/bqiPnWJu3DXvAbP1l82ymNDIphVIg4nTz1H+JwGVV3ew/AcrF+0 k+zUhMwgmV1ZFph3yEWk/ocvAnWlG+6JWSqrbHYj1z/3AUvnWLXNsvaCKV7DPDe4vv1N eGbA== ARC-Message-Signature: i=3; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=in-reply-to:content-disposition:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:message-id:subject:cc :to:from:date:dkim-signature; bh=Mc00WTxkiyNgRui0pmqVR3olZjjPthabq5JmYftCqss=; fh=1KGxVF4gjd2WnIHT/ckMmkZRagByuAlKp63UeItfIxI=; b=NkVHh0IFIKu2LEXL5OtaMf37q+fjPDCxFCTBRtecXDbjYik26vpfW9QAp7j5NieGZ4 OC7nRgn/kyEFcPLDX0C4AJfI5Iz7xC5vH1pYxWBV1txIeWHm2O402gAqW2Lmf/8r8tw6 CdDrORIOBpjieg9aKLK1lS3FcIQ+3ESBCDMkncUeq05NfLQDasGdhoGB1Ekz9fsVhwUs l+2ax3vZtdo7rF6wlfLmMo8MsTcAc+ws8YLhBHvyeVqiB1l2EB/rTJh6HT06fWj85ycp 0QKi7guCF1MlzyyqFDOV17DqFfB0ue/h1fGmZdcfaimcw3PE5+wMAdfr4OC80LnfBiTT vK5g==; dara=google.com ARC-Authentication-Results: i=3; mx.google.com; dkim=pass header.i=@iki.fi header.s=meesny header.b="vweCud//"; arc=pass (i=2 spf=pass spfdomain=iki.fi dkim=pass dkdomain=iki.fi); spf=pass (google.com: domain of linux-kernel+bounces-142574-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-142574-linux.lists.archive=gmail.com@vger.kernel.org" Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id j12-20020a170903028c00b001e5373b0e46si3103648plr.66.2024.04.12.04.29.15 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 04:29:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-142574-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@iki.fi header.s=meesny header.b="vweCud//"; arc=pass (i=2 spf=pass spfdomain=iki.fi dkim=pass dkdomain=iki.fi); spf=pass (google.com: domain of linux-kernel+bounces-142574-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-142574-linux.lists.archive=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 57758B223AC for ; Fri, 12 Apr 2024 11:26:16 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 688DF5491E; Fri, 12 Apr 2024 11:26:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=iki.fi header.i=@iki.fi header.b="vweCud//" Received: from meesny.iki.fi (meesny.iki.fi [195.140.195.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1DDA53811; Fri, 12 Apr 2024 11:26:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=pass smtp.client-ip=195.140.195.201 ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712921165; cv=pass; b=HHdZZdbBOQ50EEy982/HGqFC1v3ywKEyKaMDrwYPOYKPKkwx+V6en4hsSKiU6hSDXgdEunG5PqsoBJM2gOfX2QyZ3jq+cOJBXG5Zpf8yVgTM6wRw4ynnDDuh8KmXxykil+gkMEFham3iuzxmxj4VfOZBXYoLksynvtDNkvMsa04= ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712921165; c=relaxed/simple; bh=o1d6q69TKSnFq2XCgnrzUtv7q2fIrSW9walC4eeVzmM=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=VAv0V5+hM9iDcwTqUn+U1LjCDt52rbOty2ZUQGta+DRyaZ2GL/kls/Pb26EGLuSNtBtVK3teGnvOzP76qewa6f8S4eJ/XcRBgNuuMMlP0o08uswWOanEoIqCECzvOzkgXPiIR82HjZJXCV4R9mf3E3v4WR/t2jZOrlEyOlmhd9A= ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=iki.fi; spf=pass smtp.mailfrom=iki.fi; dkim=pass (1024-bit key) header.d=iki.fi header.i=@iki.fi header.b=vweCud//; arc=pass smtp.client-ip=195.140.195.201 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=iki.fi Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=iki.fi Received: from hillosipuli.retiisi.eu (80-248-247-191.cust.suomicom.net [80.248.247.191]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: sailus) by meesny.iki.fi (Postfix) with ESMTPSA id 4VGDlW54gMzyRj; Fri, 12 Apr 2024 14:25:59 +0300 (EEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=iki.fi; s=meesny; t=1712921159; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: in-reply-to:in-reply-to:references:references; bh=Mc00WTxkiyNgRui0pmqVR3olZjjPthabq5JmYftCqss=; b=vweCud//SgZbW5d/hH3LuThDtGurYo5FqwF2qlDogPdccE17W1h4bgN3pQTogHetkSYmg4 p3t22xpGd9i2wjIsQuU/kTJ9vLvuzUW2l8PZtN0k8T+Sn26F5Im4/tBGY8DPzJhfs6NXwn XAk/OgfT+alBtKZq3Npd/xIJqVJ8X18= ARC-Seal: i=1; s=meesny; d=iki.fi; t=1712921159; a=rsa-sha256; cv=none; b=pIxmUH7BrwQAqui0joLaAOQI/ZYtVTWX8O/0QtPyOnQOyBSEJO7Nf46TrPixBHTjcBI7J9 tG+qBkXUjHCTA5jH7++aQiycU9/1GFsKK2VpzYtf3cZoVpMOxe/Zb/Uo29qz8fbBS1exGK BBtdqQ0/CTVgPe5yi95/WR+fIF5S2bU= ARC-Authentication-Results: i=1; ORIGINATING; auth=pass smtp.auth=sailus smtp.mailfrom=sakari.ailus@iki.fi ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=iki.fi; s=meesny; t=1712921159; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: in-reply-to:in-reply-to:references:references; bh=Mc00WTxkiyNgRui0pmqVR3olZjjPthabq5JmYftCqss=; b=DVv0O6e5oEIGT84uRjDK3wI2+XzXjkh5GtalA+3Ju/oDiF84gk5UQZD+mMITimP05GCOS/ HplLeLmIfQPvomQh93dqO4NtflbvRCBCsXgF+w6TolDhEKlBJJDN9hAJSOclkhMrxkOr/X WOGjFJMwmerTK5IvM8T5fSnJqkBw5QE= Received: from valkosipuli.retiisi.eu (valkosipuli.localdomain [192.168.4.2]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (prime256v1) server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) by hillosipuli.retiisi.eu (Postfix) with ESMTPS id 52CC6634C96; Fri, 12 Apr 2024 14:25:59 +0300 (EEST) Date: Fri, 12 Apr 2024 11:25:59 +0000 From: Sakari Ailus To: Julien Massot Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, kernel@collabora.com, linux-kernel@vger.kernel.org, mchehab@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org Subject: Re: [PATCH v6 4/4] media: i2c: add MAX96714 driver Message-ID: References: <20240325131634.165361-1-julien.massot@collabora.com> <20240325131634.165361-5-julien.massot@collabora.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20240325131634.165361-5-julien.massot@collabora.com> Hi Julien, On Mon, Mar 25, 2024 at 02:16:34PM +0100, Julien Massot wrote: > +static int max96714_apply_patgen_timing(struct max96714_priv *priv, > + struct v4l2_subdev_state *state) > +{ > + struct v4l2_mbus_framefmt *fmt = > + v4l2_subdev_state_get_format(state, MAX96714_PAD_SOURCE); > + const u32 h_active = fmt->width; > + const u32 h_fp = 88; > + const u32 h_sw = 44; > + const u32 h_bp = 148; > + u32 h_tot; > + Extra newline. > + const u32 v_active = fmt->height; > + const u32 v_fp = 4; > + const u32 v_sw = 5; > + const u32 v_bp = 36; > + u32 v_tot; > + int ret = 0; > + > + h_tot = h_active + h_fp + h_sw + h_bp; > + v_tot = v_active + v_fp + v_sw + v_bp; > + > + /* 75 Mhz pixel clock */ > + cci_update_bits(priv->regmap, MAX96714_IO_CHK0, > + MAX96714_PATTERN_CLK_FREQ, 1, &ret); > + > + dev_info(&priv->client->dev, "height: %d width: %d\n", fmt->height, > + fmt->width); > + > + cci_write(priv->regmap, MAX96714_PATGEN_VS_DLY, 0, &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_VS_HIGH, v_sw * h_tot, &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_VS_LOW, > + (v_active + v_fp + v_bp) * h_tot, &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_HS_HIGH, h_sw, &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_HS_LOW, h_active + h_fp + h_bp, > + &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_V2D, > + h_tot * (v_sw + v_bp) + (h_sw + h_bp), &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_HS_CNT, v_tot, &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_DE_HIGH, h_active, &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_DE_LOW, h_fp + h_sw + h_bp, > + &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_DE_CNT, v_active, &ret); > + /* B G R */ > + cci_write(priv->regmap, MAX96714_PATGEN_CHKB_COLOR_A, 0xfecc00, &ret); > + /* B G R */ > + cci_write(priv->regmap, MAX96714_PATGEN_CHKB_COLOR_B, 0x006aa7, &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_CHKB_RPT_CNT_A, 0x3c, &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_CHKB_RPT_CNT_B, 0x3c, &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_CHKB_ALT, 0x3c, &ret); > + cci_write(priv->regmap, MAX96714_PATGEN_GRAD_INC, 0x10, &ret); > + > + return ret; > +} > + > +static int max96714_apply_patgen(struct max96714_priv *priv, > + struct v4l2_subdev_state *state) > +{ > + unsigned int val; > + int ret = 0; > + > + if (priv->pattern) > + ret = max96714_apply_patgen_timing(priv, state); > + > + cci_write(priv->regmap, MAX96714_PATGEN_0, priv->pattern ? 0xfb : 0, > + &ret); > + > + val = FIELD_PREP(MAX96714_PATGEN_MODE, priv->pattern); > + cci_update_bits(priv->regmap, MAX96714_PATGEN_1, MAX96714_PATGEN_MODE, > + val, &ret); > + return ret; > +} > + > +static int max96714_s_ctrl(struct v4l2_ctrl *ctrl) > +{ > + struct max96714_priv *priv = > + container_of(ctrl->handler, struct max96714_priv, ctrl_handler); > + int ret; > + > + switch (ctrl->id) { > + case V4L2_CID_TEST_PATTERN: > + priv->pattern = ctrl->val; > + break; > + default: > + return -EINVAL; > + } > + > + ret = cci_update_bits(priv->regmap, MAX96714_MIPI_PHY0, > + MAX96714_FORCE_CSI_OUT, > + priv->pattern ? MAX96714_FORCE_CSI_OUT : 0, NULL); > + > + /* Pattern generator doesn't work with tunnel mode */ > + return cci_update_bits(priv->regmap, MAX96714_MIPI_TX52, > + MAX96714_TUN_EN, > + priv->pattern ? 0 : MAX96714_TUN_EN, &ret); > +} > + > +static const char * const max96714_test_pattern[] = { > + "Disabled", > + "Checkerboard", > + "Gradient" > +}; > + > +static const struct v4l2_ctrl_ops max96714_ctrl_ops = { > + .s_ctrl = max96714_s_ctrl, > +}; > + > +static int max96714_enable_streams(struct v4l2_subdev *sd, > + struct v4l2_subdev_state *state, > + u32 source_pad, u64 streams_mask) > +{ > + struct max96714_priv *priv = sd_to_max96714(sd); > + u64 sink_streams; > + int ret; > + > + if (!priv->enabled_source_streams) > + max96714_enable_tx_port(priv); > + > + ret = max96714_apply_patgen(priv, state); > + if (ret) > + goto err; > + > + if (!priv->pattern) { > + if (!priv->rxport.source.sd) { > + ret = -ENODEV; > + goto err; > + } > + > + sink_streams = > + v4l2_subdev_state_xlate_streams(state, > + MAX96714_PAD_SOURCE, > + MAX96714_PAD_SINK, > + &streams_mask); > + > + ret = v4l2_subdev_enable_streams(priv->rxport.source.sd, > + priv->rxport.source.pad, > + sink_streams); > + if (ret) > + goto err; > + } > + > + priv->enabled_source_streams |= streams_mask; > + > + return 0; > + > +err: > + if (!priv->enabled_source_streams) > + max96714_disable_tx_port(priv); > + > + return ret; > +} > + > +static int max96714_disable_streams(struct v4l2_subdev *sd, > + struct v4l2_subdev_state *state, > + u32 source_pad, u64 streams_mask) > +{ > + struct max96714_priv *priv = sd_to_max96714(sd); > + u64 sink_streams; > + int ret; > + > + if (!priv->pattern && priv->rxport.source.sd) { When will priv->rxport.source.sd be NULL here? ret can be declared here. > + sink_streams = > + v4l2_subdev_state_xlate_streams(state, > + MAX96714_PAD_SOURCE, > + MAX96714_PAD_SINK, > + &streams_mask); > + > + ret = v4l2_subdev_disable_streams(priv->rxport.source.sd, > + priv->rxport.source.pad, > + sink_streams); > + if (ret) > + return ret; > + } > + > + priv->enabled_source_streams &= ~streams_mask; > + > + if (!priv->enabled_source_streams) > + max96714_disable_tx_port(priv); > + > + return 0; > +} > + > +static int max96714_set_fmt(struct v4l2_subdev *sd, > + struct v4l2_subdev_state *state, > + struct v4l2_subdev_format *format) > +{ > + struct max96714_priv *priv = sd_to_max96714(sd); > + struct v4l2_mbus_framefmt *fmt; > + > + if (format->which == V4L2_SUBDEV_FORMAT_ACTIVE && > + priv->enabled_source_streams) > + return -EBUSY; > + > + /* No transcoding, source and sink formats must match. */ > + if (format->pad == MAX96714_PAD_SOURCE) > + return v4l2_subdev_get_fmt(sd, state, format); > + > + fmt = v4l2_subdev_state_get_format(state, format->pad, format->stream); > + if (!fmt) > + return -EINVAL; > + > + *fmt = format->format; > + > + fmt = v4l2_subdev_state_get_opposite_stream_format(state, format->pad, > + format->stream); > + if (!fmt) > + return -EINVAL; > + > + *fmt = format->format; > + > + return 0; > +} > + > +static int _max96714_set_routing(struct v4l2_subdev *sd, > + struct v4l2_subdev_state *state, > + enum v4l2_subdev_format_whence which, > + struct v4l2_subdev_krouting *routing) > +{ > + static const struct v4l2_mbus_framefmt format = { > + .width = 1280, > + .height = 1080, > + .code = MEDIA_BUS_FMT_Y8_1X8, > + .field = V4L2_FIELD_NONE, > + }; > + int ret; > + > + /* > + * Note: we can only support up to V4L2_FRAME_DESC_ENTRY_MAX, until > + * frame desc is made dynamically allocated. > + */ > + if (routing->num_routes > V4L2_FRAME_DESC_ENTRY_MAX) > + return -EINVAL; > + > + ret = v4l2_subdev_routing_validate(sd, routing, > + V4L2_SUBDEV_ROUTING_ONLY_1_TO_1); > + if (ret) > + return ret; > + > + return v4l2_subdev_set_routing_with_fmt(sd, state, routing, &format); > +} > + > +static int max96714_set_routing(struct v4l2_subdev *sd, > + struct v4l2_subdev_state *state, > + enum v4l2_subdev_format_whence which, > + struct v4l2_subdev_krouting *routing) > +{ > + struct max96714_priv *priv = sd_to_max96714(sd); > + > + if (which == V4L2_SUBDEV_FORMAT_ACTIVE && priv->enabled_source_streams) > + return -EBUSY; > + > + return _max96714_set_routing(sd, state, which, routing); > +} > + > +static int max96714_init_state(struct v4l2_subdev *sd, > + struct v4l2_subdev_state *state) > +{ > + struct v4l2_subdev_route routes[] = { > + { > + .sink_pad = MAX96714_PAD_SINK, > + .sink_stream = 0, > + .source_pad = MAX96714_PAD_SOURCE, > + .source_stream = 0, > + .flags = V4L2_SUBDEV_ROUTE_FL_ACTIVE, > + } > + }; > + struct v4l2_subdev_krouting routing = { > + .num_routes = ARRAY_SIZE(routes), > + .routes = routes, > + }; > + > + return _max96714_set_routing(sd, state, V4L2_SUBDEV_FORMAT_ACTIVE, > + &routing); > +} > + > +static const struct v4l2_subdev_pad_ops max96714_pad_ops = { > + .enable_streams = max96714_enable_streams, > + .disable_streams = max96714_disable_streams, > + > + .set_routing = max96714_set_routing, > + .get_fmt = v4l2_subdev_get_fmt, > + .set_fmt = max96714_set_fmt, > +}; > + > +static bool max96714_link_locked(struct max96714_priv *priv) > +{ > + u64 val = 0; > + > + cci_read(priv->regmap, MAX96714_LINK_LOCK, &val, NULL); > + > + return val & MAX96714_LINK_LOCK_BIT; > +} > + > +static void max96714_link_status(struct max96714_priv *priv) > +{ > + struct device *dev = &priv->client->dev; > + > + dev_info(dev, "Link locked:%d\n", max96714_link_locked(priv)); > +} > + > +static bool max96714_pipe_locked(struct max96714_priv *priv) > +{ > + u64 val; > + > + cci_read(priv->regmap, MAX96714_VIDEO_RX8, &val, NULL); > + > + return val & MAX96714_VID_LOCK; > +} > + > +static void max96714_pipe_status(struct max96714_priv *priv) > +{ > + struct device *dev = &priv->client->dev; > + > + dev_info(dev, "Pipe vidlock:%d\n", max96714_pipe_locked(priv)); > +} > + > +static void max96714_csi_status(struct max96714_priv *priv) > +{ > + struct device *dev = &priv->client->dev; > + u64 freq = 0; > + > + cci_read(priv->regmap, MAX96714_BACKTOP25, &freq, NULL); > + freq = FIELD_GET(CSI_DPLL_FREQ_MASK, freq); > + > + dev_info(dev, "CSI controller DPLL freq:%u00MHz CSIPHY enabled:%d\n", > + (u8)freq, max96714_tx_port_enabled(priv)); > +} > + > +static int max96714_log_status(struct v4l2_subdev *sd) > +{ > + struct max96714_priv *priv = sd_to_max96714(sd); > + struct device *dev = &priv->client->dev; > + > + dev_info(dev, "Deserializer: max96714\n"); > + > + max96714_link_status(priv); > + max96714_pipe_status(priv); > + max96714_csi_status(priv); > + > + return 0; > +} > + > +static const struct v4l2_subdev_core_ops max96714_subdev_core_ops = { > + .log_status = max96714_log_status, > +}; > + > +static const struct v4l2_subdev_video_ops max96714_video_ops = { > + .s_stream = v4l2_subdev_s_stream_helper, > +}; > + > +static const struct v4l2_subdev_internal_ops max96714_internal_ops = { > + .init_state = max96714_init_state, > +}; > + > +static const struct v4l2_subdev_ops max96714_subdev_ops = { > + .video = &max96714_video_ops, > + .core = &max96714_subdev_core_ops, > + .pad = &max96714_pad_ops, > +}; > + > +static const struct media_entity_operations max96714_entity_ops = { > + .link_validate = v4l2_subdev_link_validate, > +}; > + > +static int max96714_notify_bound(struct v4l2_async_notifier *notifier, > + struct v4l2_subdev *subdev, > + struct v4l2_async_connection *asd) > +{ > + struct max96714_priv *priv = sd_to_max96714(notifier->sd); > + struct device *dev = &priv->client->dev; > + int ret; > + > + ret = media_entity_get_fwnode_pad(&subdev->entity, > + priv->rxport.source.ep_fwnode, > + MEDIA_PAD_FL_SOURCE); > + if (ret < 0) { > + dev_err(dev, "Failed to find pad for %s\n", subdev->name); > + return ret; > + } > + > + priv->rxport.source.sd = subdev; > + priv->rxport.source.pad = ret; > + > + ret = media_create_pad_link(&priv->rxport.source.sd->entity, > + priv->rxport.source.pad, &priv->sd.entity, > + MAX96714_PAD_SINK, > + MEDIA_LNK_FL_ENABLED | > + MEDIA_LNK_FL_IMMUTABLE); > + if (ret) { > + dev_err(dev, "Unable to link %s:%u -> %s:%u\n", > + priv->rxport.source.sd->name, priv->rxport.source.pad, > + priv->sd.name, MAX96714_PAD_SINK); > + return ret; > + } > + > + return 0; > +} > + > +static const struct v4l2_async_notifier_operations max96714_notify_ops = { > + .bound = max96714_notify_bound, > +}; > + > +static int max96714_v4l2_notifier_register(struct max96714_priv *priv) > +{ > + struct device *dev = &priv->client->dev; > + struct max96714_rxport *rxport = &priv->rxport; > + struct v4l2_async_connection *asd; > + int ret; > + > + if (!rxport->source.ep_fwnode) > + return 0; > + > + v4l2_async_subdev_nf_init(&priv->notifier, &priv->sd); > + > + asd = v4l2_async_nf_add_fwnode(&priv->notifier, > + rxport->source.ep_fwnode, > + struct v4l2_async_connection); > + if (IS_ERR(asd)) { > + dev_err(dev, "Failed to add subdev: %pe", asd); > + v4l2_async_nf_cleanup(&priv->notifier); > + return PTR_ERR(asd); > + } > + > + priv->notifier.ops = &max96714_notify_ops; > + > + ret = v4l2_async_nf_register(&priv->notifier); > + if (ret) { > + dev_err(dev, "Failed to register subdev_notifier"); > + v4l2_async_nf_cleanup(&priv->notifier); > + return ret; > + } > + > + return 0; > +} > + > +static void max96714_v4l2_notifier_unregister(struct max96714_priv *priv) > +{ > + v4l2_async_nf_unregister(&priv->notifier); > + v4l2_async_nf_cleanup(&priv->notifier); It'd be nicer to call these directly IMO. Maybe we could introduce v4l2_async_nf_unregister_cleanup()? Feel free to post a patch. :-) > +} > + > +static int max96714_create_subdev(struct max96714_priv *priv) > +{ > + struct device *dev = &priv->client->dev; > + int ret; > + > + v4l2_i2c_subdev_init(&priv->sd, priv->client, &max96714_subdev_ops); > + priv->sd.internal_ops = &max96714_internal_ops; > + > + v4l2_ctrl_handler_init(&priv->ctrl_handler, 1); > + priv->sd.ctrl_handler = &priv->ctrl_handler; > + > + v4l2_ctrl_new_int_menu(&priv->ctrl_handler, NULL, V4L2_CID_LINK_FREQ, > + 0, 0, &priv->tx_link_freq); > + if (priv->ctrl_handler.error) { > + ret = priv->ctrl_handler.error; > + goto err_free_ctrl; > + } No need to check handler's errors here, the similar check below is enough. > + > + v4l2_ctrl_new_std_menu_items(&priv->ctrl_handler, > + &max96714_ctrl_ops, > + V4L2_CID_TEST_PATTERN, > + ARRAY_SIZE(max96714_test_pattern) - 1, > + 0, 0, max96714_test_pattern); > + if (priv->ctrl_handler.error) { > + ret = priv->ctrl_handler.error; > + goto err_free_ctrl; > + } > + > + priv->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE | V4L2_SUBDEV_FL_STREAMS; > + priv->sd.entity.function = MEDIA_ENT_F_VID_IF_BRIDGE; > + priv->sd.entity.ops = &max96714_entity_ops; > + > + priv->pads[MAX96714_PAD_SINK].flags = MEDIA_PAD_FL_SINK; > + priv->pads[MAX96714_PAD_SOURCE].flags = MEDIA_PAD_FL_SOURCE; > + > + ret = media_entity_pads_init(&priv->sd.entity, > + MAX96714_NPORTS, > + priv->pads); > + if (ret) > + goto err_free_ctrl; > + > + priv->sd.state_lock = priv->sd.ctrl_handler->lock; > + > + ret = v4l2_subdev_init_finalize(&priv->sd); > + if (ret) > + goto err_entity_cleanup; > + > + ret = max96714_v4l2_notifier_register(priv); > + if (ret) { > + dev_err(dev, "v4l2 subdev notifier register failed: %d\n", ret); > + goto err_subdev_cleanup; > + } > + > + ret = v4l2_async_register_subdev(&priv->sd); > + if (ret) { > + dev_err(dev, "v4l2_async_register_subdev error: %d\n", ret); > + goto err_unreg_notif; > + } > + > + return 0; > + > +err_unreg_notif: > + max96714_v4l2_notifier_unregister(priv); > +err_subdev_cleanup: > + v4l2_subdev_cleanup(&priv->sd); > +err_entity_cleanup: > + media_entity_cleanup(&priv->sd.entity); > +err_free_ctrl: > + v4l2_ctrl_handler_free(&priv->ctrl_handler); > + > + return ret; > +}; > + > +static void max96714_destroy_subdev(struct max96714_priv *priv) > +{ > + max96714_v4l2_notifier_unregister(priv); > + v4l2_async_unregister_subdev(&priv->sd); > + > + v4l2_subdev_cleanup(&priv->sd); > + > + media_entity_cleanup(&priv->sd.entity); > + v4l2_ctrl_handler_free(&priv->ctrl_handler); > +} > + > +static int max96714_i2c_mux_select(struct i2c_mux_core *mux, u32 chan) > +{ > + return 0; > +} > + > +static int max96714_i2c_mux_init(struct max96714_priv *priv) > +{ > + priv->mux = i2c_mux_alloc(priv->client->adapter, &priv->client->dev, > + 1, 0, I2C_MUX_LOCKED | I2C_MUX_GATE, > + max96714_i2c_mux_select, NULL); > + if (!priv->mux) > + return -ENOMEM; > + > + return i2c_mux_add_adapter(priv->mux, 0, 0, 0); > +} > + > +static int max96714_init_tx_port(struct max96714_priv *priv) > +{ > + struct v4l2_mbus_config_mipi_csi2 *mipi; > + unsigned long lanes_used = 0; > + unsigned int val, lane; > + int ret; > + > + ret = max96714_disable_tx_port(priv); > + > + mipi = &priv->mipi_csi2; > + val = div_u64(priv->tx_link_freq * 2, MHZ(100)); > + > + cci_update_bits(priv->regmap, MAX96714_BACKTOP25, > + CSI_DPLL_FREQ_MASK, val, &ret); > + > + val = FIELD_PREP(MAX96714_CSI2_LANE_CNT_MASK, mipi->num_data_lanes - 1); > + cci_update_bits(priv->regmap, MAX96714_MIPI_LANE_CNT, > + MAX96714_CSI2_LANE_CNT_MASK, val, &ret); > + > + /* lanes polarity */ > + val = 0; > + for (lane = 0; lane < mipi->num_data_lanes + 1; lane++) { > + if (!mipi->lane_polarities[lane]) > + continue; > + if (lane == 0) > + /* clock lane */ > + val |= BIT(5); > + else if (lane < 3) > + /* Lane D0 and D1 */ > + val |= BIT(lane - 1); > + else > + /* D2 and D3 */ > + val |= BIT(lane); > + } > + > + cci_update_bits(priv->regmap, MAX96714_MIPI_POLARITY, > + MAX96714_MIPI_POLARITY_MASK, val, &ret); > + > + /* lanes mapping */ > + val = 0; > + for (lane = 0; lane < mipi->num_data_lanes; lane++) { > + val |= (mipi->data_lanes[lane] - 1) << (lane * 2); > + lanes_used |= BIT(mipi->data_lanes[lane] - 1); > + } > + > + /* Unused lanes need to be mapped as well to not have > + * the same lanes mapped twice. > + */ > + for (; lane < 4; lane++) { > + unsigned int idx = find_first_zero_bit(&lanes_used, 4); > + > + val |= idx << (lane * 2); > + lanes_used |= BIT(idx); > + } > + > + return cci_write(priv->regmap, MAX96714_MIPI_LANE_MAP, val, &ret); > +} > + > +static int max96714_rxport_enable_poc(struct max96714_priv *priv) > +{ > + struct max96714_rxport *rxport = &priv->rxport; > + > + if (!rxport->poc) > + return 0; > + > + return regulator_enable(rxport->poc); > +} > + > +static int max96714_rxport_disable_poc(struct max96714_priv *priv) > +{ > + struct max96714_rxport *rxport = &priv->rxport; > + > + if (!rxport->poc) > + return 0; > + > + return regulator_disable(rxport->poc); > +} > + > +static int max96714_parse_dt_txport(struct max96714_priv *priv) > +{ > + struct device *dev = &priv->client->dev; > + struct v4l2_fwnode_endpoint vep = { > + .bus_type = V4L2_MBUS_CSI2_DPHY > + }; > + struct fwnode_handle *ep_fwnode; > + u32 num_data_lanes; > + int ret; > + > + ep_fwnode = fwnode_graph_get_endpoint_by_id(dev_fwnode(dev), > + MAX96714_PAD_SOURCE, 0, 0); > + if (!ep_fwnode) > + return -EINVAL; > + > + ret = v4l2_fwnode_endpoint_alloc_parse(ep_fwnode, &vep); > + fwnode_handle_put(ep_fwnode); > + if (ret) { > + dev_err(dev, "tx: failed to parse endpoint data\n"); > + return -EINVAL; > + } > + > + if (vep.nr_of_link_frequencies != 1) { > + ret = -EINVAL; > + goto err_free_vep; > + } > + > + priv->tx_link_freq = vep.link_frequencies[0]; > + /* Min 50MHz, Max 1250MHz, 50MHz step */ > + if (priv->tx_link_freq < MHZ(50) || priv->tx_link_freq > MHZ(1250) || > + (u32)priv->tx_link_freq % MHZ(50)) { > + dev_err(dev, "tx: invalid link frequency\n"); > + ret = -EINVAL; > + goto err_free_vep; > + } > + > + num_data_lanes = vep.bus.mipi_csi2.num_data_lanes; > + if (num_data_lanes < 1 || num_data_lanes > 4) { > + dev_err(dev, > + "tx: invalid number of data lanes must be 1 to 4\n"); > + ret = -EINVAL; > + goto err_free_vep; > + } > + > + memcpy(&priv->mipi_csi2, &vep.bus.mipi_csi2, sizeof(priv->mipi_csi2)); > + > +err_free_vep: > + v4l2_fwnode_endpoint_free(&vep); > + > + return ret; > +}; > + > +static int max96714_parse_dt_rxport(struct max96714_priv *priv) > +{ > + static const char *poc_name = "port0-poc"; > + struct max96714_rxport *rxport = &priv->rxport; > + struct device *dev = &priv->client->dev; > + struct fwnode_handle *ep_fwnode; > + int ret; > + > + ep_fwnode = fwnode_graph_get_endpoint_by_id(dev_fwnode(dev), > + MAX96714_PAD_SINK, 0, 0); > + if (!ep_fwnode) > + return -ENOENT; > + > + rxport->source.ep_fwnode = fwnode_graph_get_remote_endpoint(ep_fwnode); > + fwnode_handle_put(ep_fwnode); > + > + if (!rxport->source.ep_fwnode) { > + dev_err(dev, "rx: no remote endpoint\n"); > + return -EINVAL; > + } > + > + rxport->poc = devm_regulator_get_optional(dev, poc_name); > + if (IS_ERR(rxport->poc)) { > + ret = PTR_ERR(rxport->poc); > + if (ret == -ENODEV) { > + rxport->poc = NULL; > + } else { > + dev_err(dev, "rx: failed to get POC supply: %d\n", ret); > + goto err_put_source_ep_fwnode; > + } > + } > + > + return 0; > + > +err_put_source_ep_fwnode: > + fwnode_handle_put(rxport->source.ep_fwnode); > + return ret; > +} > + > +static int max96714_parse_dt(struct max96714_priv *priv) > +{ > + int ret; > + > + ret = max96714_parse_dt_txport(priv); > + if (ret) > + return ret; > + > + ret = max96714_parse_dt_rxport(priv); > + /* The deserializer can create a test pattern even if the /* * Multi-line * comment. */ > + * rx port is not connected to a serializer. > + */ > + if (ret && ret == -ENOENT) > + ret = 0; > + > + return ret; > +} > + > +static int max96714_enable_core_hw(struct max96714_priv *priv) > +{ > + struct device *dev = &priv->client->dev; > + u64 val; > + int ret; > + > + if (priv->pd_gpio) { > + /* wait min 2 ms for reset to complete */ > + gpiod_set_value_cansleep(priv->pd_gpio, 1); > + fsleep(2000); > + gpiod_set_value_cansleep(priv->pd_gpio, 0); > + /* wait min 2 ms for power up to finish */ > + fsleep(2000); > + } > + > + ret = cci_read(priv->regmap, MAX96714_REG13, &val, NULL); > + if (ret) { > + dev_err_probe(dev, ret, "Cannot read first register, abort\n"); > + goto err_pd_gpio; > + } > + > + if (val != MAX96714_DEVICE_ID && val != MAX96714F_DEVICE_ID) { > + dev_err(dev, "Unsupported device id expected %x got %x\n", > + MAX96714F_DEVICE_ID, (u8)val); > + ret = -EOPNOTSUPP; > + goto err_pd_gpio; > + } > + > + ret = cci_read(priv->regmap, MAX96714_DEV_REV, &val, NULL); > + if (ret) > + goto err_pd_gpio; > + > + dev_dbg(dev, "Found %x (rev %lx)\n", MAX96714F_DEVICE_ID, > + (u8)val & MAX96714_DEV_REV_MASK); > + > + ret = cci_read(priv->regmap, MAX96714_MIPI_TX52, &val, NULL); > + if (ret) > + goto err_pd_gpio; > + > + if (!(val & MAX96714_TUN_EN)) { > + dev_err(dev, "Only supporting tunnel mode"); > + ret = -EOPNOTSUPP; > + goto err_pd_gpio; > + } > + > + return 0; > + > +err_pd_gpio: > + gpiod_set_value_cansleep(priv->pd_gpio, 1); > + return ret; > +} > + > +static void max96714_disable_core_hw(struct max96714_priv *priv) > +{ > + gpiod_set_value_cansleep(priv->pd_gpio, 1); > +} > + > +static int max96714_get_hw_resources(struct max96714_priv *priv) > +{ > + struct device *dev = &priv->client->dev; > + > + priv->regmap = devm_cci_regmap_init_i2c(priv->client, 16); > + if (IS_ERR(priv->regmap)) > + return PTR_ERR(priv->regmap); > + > + priv->pd_gpio = > + devm_gpiod_get_optional(dev, "powerdown", GPIOD_OUT_HIGH); > + if (IS_ERR(priv->pd_gpio)) > + return dev_err_probe(dev, PTR_ERR(priv->pd_gpio), > + "Cannot get powerdown GPIO\n"); > + return 0; > +} > + > +static int max96714_probe(struct i2c_client *client) > +{ > + struct device *dev = &client->dev; > + struct max96714_priv *priv; > + int ret; > + > + priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL); > + if (!priv) > + return -ENOMEM; > + > + priv->client = client; > + > + ret = max96714_get_hw_resources(priv); > + if (ret) > + return ret; > + > + ret = max96714_enable_core_hw(priv); Please switch to runtime PM. > + if (ret) > + return ret; > + > + ret = max96714_parse_dt(priv); > + if (ret) > + goto err_disable_core_hw; > + > + max96714_init_tx_port(priv); > + > + ret = max96714_rxport_enable_poc(priv); > + if (ret) > + goto err_free_ports; > + > + ret = max96714_i2c_mux_init(priv); > + if (ret) > + goto err_disable_poc; > + > + ret = max96714_create_subdev(priv); > + if (ret) > + goto err_del_mux; > + > + return 0; > + > +err_del_mux: > + i2c_mux_del_adapters(priv->mux); > +err_disable_poc: > + max96714_rxport_disable_poc(priv); > +err_free_ports: > + fwnode_handle_put(priv->rxport.source.ep_fwnode); > +err_disable_core_hw: > + max96714_disable_core_hw(priv); > + > + return ret; > +} > + > +static void max96714_remove(struct i2c_client *client) > +{ > + struct v4l2_subdev *sd = i2c_get_clientdata(client); > + struct max96714_priv *priv = sd_to_max96714(sd); > + > + max96714_destroy_subdev(priv); > + i2c_mux_del_adapters(priv->mux); > + max96714_rxport_disable_poc(priv); > + fwnode_handle_put(priv->rxport.source.ep_fwnode); > + max96714_disable_core_hw(priv); > + gpiod_set_value_cansleep(priv->pd_gpio, 1); > +} > + > +static const struct of_device_id max96714_of_ids[] = { > + { .compatible = "maxim,max96714f" }, > + { } > +}; > +MODULE_DEVICE_TABLE(of, max96714_of_ids); > + > +static struct i2c_driver max96714_i2c_driver = { > + .driver = { > + .name = "max96714", > + .of_match_table = max96714_of_ids, > + }, > + .probe = max96714_probe, > + .remove = max96714_remove, > +}; > + > +module_i2c_driver(max96714_i2c_driver); > + > +MODULE_LICENSE("GPL"); > +MODULE_DESCRIPTION("Maxim Integrated GMSL2 Deserializers Driver"); > +MODULE_AUTHOR("Julien Massot "); -- Kind regards, Sakari Ailus