Received: by 2002:ab2:7041:0:b0:1f4:bcc8:f211 with SMTP id x1csp82310lql; Fri, 12 Apr 2024 04:38:20 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCW/FwmXTCPAILsfatQU7vfXlMyFjNHVJ4M7oaJUCSeJYGPIoibty0IqLCjnBfAnxC+iGUgtFbCmqaM54V0OABgwy+TMDe9ooN8A8dfTzA== X-Google-Smtp-Source: AGHT+IFrZZuf0BrN1jsfgncmuCpFBCOGUUh/PexKmHxQ4ZaHYdoULB6myZNlMRLlNrcZdYPrwYeM X-Received: by 2002:a05:620a:144b:b0:78d:65da:87 with SMTP id i11-20020a05620a144b00b0078d65da0087mr2655165qkl.59.1712921900753; Fri, 12 Apr 2024 04:38:20 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1712921900; cv=pass; d=google.com; s=arc-20160816; b=Rm81D1E8BpIqZ+aB580AUlKF/0PAv3KMdSZUQcPtqfmzoDt7JQ5WSQrLBKylGeTNsp MEwOjPR+Gm3+ofLlv+7ekONuD8MB+06xqzHT+o3Jv02fAFDYF1bbMMxRgZ6PdjaDYOvw pQkHN8apPtTa1x5NBTeEZMTOE1mniQfbWsXw/HXGAoj0MP9RSzEOt06+7o9U8Z2mQmVg q+mmqW0Bz1vKzLCCvSoIjz418T671qtVT8DR90g+pq9fX+4gbIhXssTqUVChPmasYGSx yd6NyV0FlFkaw9E4qqhkcEZJYLEqh4XujJtb9z65wNX+zBmvPkzhTv6OUGqY+KjSfJ7r EVkw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :dkim-signature; bh=HGBpkgffnv2itiKDdWNZjHSJUW/0KojY7TNsqJx4VxA=; fh=+t62qsI9710A+4VlOwFPV8Aye5gDaw/y1BE4RHAjy/w=; b=uc1SjZrpeADSwcGcPIDNuQCJfU3x9y1YxiGTFOADzWtyOf+sPMqbxaIjK+7CiW929T umC8vEX42ZrHNq46EZuKJV/0mZS3aEz9XyllIvU+VNGcWF+iQup5k0ai8rvYXr7WvHgw Oh9QYCo0hMoHSt0fCxYxdThdt9irczq8fO5zU9iomnSvA4OWD1TWRwK19SFhwKWdMtfP gUHl2ZluiiWsS1n+3kGnuEsfNbbwkrvL2uN4PqKc/Z8LflZ/lyibxIQHVIQZF3Va25HJ e9VZNdxN+fpaLOtIuc8e6LEaUfCGbYFQiFtsXxt9y/qRljNJ+vjiRp5WcyZL7RxygtGq 8ceQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="ozIHY03/"; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-142599-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-142599-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id d12-20020a05620a204c00b0078ecd1445e3si948023qka.703.2024.04.12.04.38.20 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 04:38:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-142599-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="ozIHY03/"; arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass dkdomain=linaro.org dmarc=pass fromdomain=linaro.org); spf=pass (google.com: domain of linux-kernel+bounces-142599-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-142599-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 68B751C21B7F for ; Fri, 12 Apr 2024 11:38:20 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 37EDC58AD7; Fri, 12 Apr 2024 11:36:43 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ozIHY03/" Received: from mail-yb1-f174.google.com (mail-yb1-f174.google.com [209.85.219.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9CB5055E43 for ; Fri, 12 Apr 2024 11:36:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.219.174 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712921802; cv=none; b=i3ZpJQpqjc25NT4K64Kbrqduj5DItELkbymFPP6zUMZkTHsbd92wsqbair/jgrQBeINMdfkYQWi6UIuBcO+Zm9J7Nn/0ijIWcPB7kunPBGPBuT9jQZKRbgIED1INThGsxcIjKJ4Hb2fGQU8sZBsHoi7XxxDBgJnqlCCp+8ZmDAM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1712921802; c=relaxed/simple; bh=JQmPULKAKKMI1B10Eze+iMKfEwwEb7vwyYQxdaJovBk=; h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject: To:Cc:Content-Type; b=PjblRYZ36BlI1IsAPmuPGLosT5GQV/mmkcxGRp8WXSXnAs4Jub6H1FSHjuLbHEJNrzwIptu2IBLTTcuxlHqS8PmkkDDi7ht6qW2vxvVWIrpb1qJA0pXwG98V5rUwnG15AQ3PbueZfjM/lpoUxa50ceyju09Vb2pwXe2jv1/FtNc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=ozIHY03/; arc=none smtp.client-ip=209.85.219.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Received: by mail-yb1-f174.google.com with SMTP id 3f1490d57ef6-dcc73148611so889623276.3 for ; Fri, 12 Apr 2024 04:36:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1712921799; x=1713526599; darn=vger.kernel.org; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=HGBpkgffnv2itiKDdWNZjHSJUW/0KojY7TNsqJx4VxA=; b=ozIHY03/UyhkUBxCuOJ3SJ7H+fiafgTqHbekvVetJndq0h1fQl3JB3hETFBxiABUoe WNeFY3Wr45UeP4Wn5C5w+5/j4BOAEQVI4SdQ4b87QEcmGhT7LjgukUGwRO5nA6NI6M2o h3HbL4Sp/ZrkmpHUUkkY695z1F5txgS5QY+d69lxKeTyQkOe66lvjJZjWXH1ReYqVymH ROkYiMlE3aNSDJyE0neN7nHM9uEDe+gu0Vr91RMuikzH9pzeHI5nMcwSTBZR/boWZxJl 0faFsn//NLpDNhYYJ050DSgmMvEhzjjnLZ4e0E7emrPzlogSmheO8x3ggNR9RGpu9Z9s tSBg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712921800; x=1713526600; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=HGBpkgffnv2itiKDdWNZjHSJUW/0KojY7TNsqJx4VxA=; b=ZlUfyhlZOJVTcWlIcDpHu1VndG2NHwK7/+8RH4Y7K8WK36QTrrFDph03PBB84cKf+1 FLasY0KyJV+/in7ZTPzLnrSWVR6RdKX9KexrSNrFpuHos4ngrKAHhe6Iwi3goO+1BsBC yY9CDvlzWw+tc2XJ4AetDyzhOo5AJGKfDeqwCa7JRhyoChXLAObfmikLc63hXgOTjKbZ qYEmdQs9kV8PqtSHNlvUg0kUc4mqwYyZBFCseHR7RMkR3jZ+kTcCKVsgOoFH0kD38G2R EWtWBOHKe4+otRroDpvpiqTy+ejbQ8hpFpJTpjN1C5qAzY6ch6wG/1nZ/gLx9J72zOcl DBXg== X-Forwarded-Encrypted: i=1; AJvYcCW3NG252YObtJXRrYVCSAAba0GMC6fOgiEXI8q0pA6hMqMyTRdvPyIGOM32gztxfGYOReRSXTrd8luL2stiJ15GjlReTyGpWp5akqCM X-Gm-Message-State: AOJu0YzFxIhkrh4UXvS7hQ9xWZpSb8p3qQFuYGzRA0sU7jOnK867qN0p 6fWii71XQPoYxqjrpoNrrajMOoc5kvc/w40t/7WMwIC8eJtaxYbRcDVhVFrVmWCKf/5GK2qVWN6 /DCkX4c+/mlwhH39ztzMdHcWMlYFSa3voGT3aypj9KR628XYu X-Received: by 2002:a05:6902:150b:b0:dc6:4d0c:e9de with SMTP id q11-20020a056902150b00b00dc64d0ce9demr2486954ybu.0.1712921799663; Fri, 12 Apr 2024 04:36:39 -0700 (PDT) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 References: <20240411-pm8xxx-vibrator-new-design-v9-0-7bf56cb92b28@quicinc.com> <20240411-pm8xxx-vibrator-new-design-v9-2-7bf56cb92b28@quicinc.com> <00b8cea6-fed2-4224-8aeb-c731dc1b666f@quicinc.com> In-Reply-To: <00b8cea6-fed2-4224-8aeb-c731dc1b666f@quicinc.com> From: Dmitry Baryshkov Date: Fri, 12 Apr 2024 14:36:32 +0300 Message-ID: Subject: Re: [PATCH v9 2/4] input: pm8xxx-vibrator: refactor to support new SPMI vibrator To: Fenglin Wu Cc: kernel@quicinc.com, Andy Gross , Bjorn Andersson , Konrad Dybcio , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, linux-input@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Content-Type: text/plain; charset="UTF-8" On Fri, 12 Apr 2024 at 06:41, Fenglin Wu wrote: > > > > On 4/11/2024 10:05 PM, Dmitry Baryshkov wrote: > > On Thu, 11 Apr 2024 at 16:45, Fenglin Wu wrote: > >> > >> > >> > >> On 2024/4/11 18:58, Dmitry Baryshkov wrote: > >>> On Thu, 11 Apr 2024 at 11:32, Fenglin Wu via B4 Relay > >>> wrote: > >>>> > >>>> From: Fenglin Wu > >>>> > >>>> Currently, vibrator control register addresses are hard coded, > >>>> including the base address and offsets, it's not flexible to > >>>> support new SPMI vibrator module which is usually included in > >>>> different PMICs with different base address. Refactor it by using > >>>> the base address defined in devicetree. > >>>> > >>>> Signed-off-by: Fenglin Wu > >>>> --- > >>>> drivers/input/misc/pm8xxx-vibrator.c | 42 ++++++++++++++++++++++++------------ > >>>> 1 file changed, 28 insertions(+), 14 deletions(-) > >>>> > >>>> diff --git a/drivers/input/misc/pm8xxx-vibrator.c b/drivers/input/misc/pm8xxx-vibrator.c > >>>> index 89f0f1c810d8..2959edca8eb9 100644 > >>>> --- a/drivers/input/misc/pm8xxx-vibrator.c > >>>> +++ b/drivers/input/misc/pm8xxx-vibrator.c > >>>> @@ -20,26 +20,26 @@ > >>>> #define MAX_FF_SPEED 0xff > >>>> > >>>> struct pm8xxx_regs { > >>>> - unsigned int enable_addr; > >>>> + unsigned int enable_offset; > >>>> unsigned int enable_mask; > >>>> > >>>> - unsigned int drv_addr; > >>>> + unsigned int drv_offset; > >>>> unsigned int drv_mask; > >>>> unsigned int drv_shift; > >>>> unsigned int drv_en_manual_mask; > >>>> }; > >>>> > >>>> static const struct pm8xxx_regs pm8058_regs = { > >>>> - .drv_addr = 0x4A, > >>>> + .drv_offset = 0x4A, > >>> > >>> If the DT already has reg = <0x4a> and you add drv_offset = 0x4a, > >>> which register will be used by the driver? > >>> > >>> Also, while we are at it, please downcase all the hex numbers that you > >>> are touching. > >>> > >> For SSBI vibrator, the "reg" value defined in DT is not used, see below. > >> > >> > >>>> .drv_mask = 0xf8, > >>>> .drv_shift = 3, > >>>> .drv_en_manual_mask = 0xfc, > >>>> }; > >>>> > >>>> static struct pm8xxx_regs pm8916_regs = { > >>>> - .enable_addr = 0xc046, > >>>> + .enable_offset = 0x46, > >> > >> [...] > >> > >>>> @@ -170,7 +173,7 @@ static int pm8xxx_vib_probe(struct platform_device *pdev) > >>>> struct pm8xxx_vib *vib; > >>>> struct input_dev *input_dev; > >>>> int error; > >>>> - unsigned int val; > >>>> + unsigned int val, reg_base = 0; > >>>> const struct pm8xxx_regs *regs; > >>>> > >>>> vib = devm_kzalloc(&pdev->dev, sizeof(*vib), GFP_KERNEL); > >>>> @@ -190,13 +193,24 @@ static int pm8xxx_vib_probe(struct platform_device *pdev) > >>>> > >>>> regs = of_device_get_match_data(&pdev->dev); > >>>> > >>>> + if (regs->enable_offset != 0) { > >>>> + error = fwnode_property_read_u32(pdev->dev.fwnode, "reg", ®_base); > >>>> + if (error < 0) { > >>>> + dev_err(&pdev->dev, "Failed to read reg address, rc=%d\n", error); > >>>> + return error; > >>>> + } > >>>> + } > >>>> + > >>>> + vib->enable_addr = reg_base + regs->enable_offset; > >>>> + vib->drv_addr = reg_base + regs->drv_offset; > >> > >> The reg_base is initialized as 0 and it is assigned as the "reg" value > >> defined in DT only for SPMI vibrators. > > > > Please don't. This is counterintuitive. We have reg in DT. We should > > be using it. > > > Hmm, the original driver doesn't use the reg value defined in DT at all, > Anyway, I can make the SSBI offset to 0, so the base address defined in > the DT will be always added regardless of SSBI or SPMI vibrator. Let me > know. Yes, please. This follows the logic of the SPMI change too. > Thanks > > >> > >>>> + > >>>> /* operate in manual mode */ > >>>> - error = regmap_read(vib->regmap, regs->drv_addr, &val); > >>>> + error = regmap_read(vib->regmap, vib->drv_addr, &val); > >>>> if (error < 0) > >>>> return error; > >>>> > >>>> val &= regs->drv_en_manual_mask; > >>>> - error = regmap_write(vib->regmap, regs->drv_addr, val); > >>>> + error = regmap_write(vib->regmap, vib->drv_addr, val); > >>>> if (error < 0) > >>>> return error; > >>>> > >>>> > >>>> -- > >>>> 2.25.1 > >>>> > >>>> > >>> > >>> > > > > > > -- With best wishes Dmitry