Received-SPF: pass (google.com: domain of linux-kernel+bounces-144493-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
Message-ID: <f3502244-5f37-4f44-94a5-39939ba20eec@intel.com>
Date: Mon, 15 Apr 2024 10:43:21 +0800
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v3 1/1] iommu/vt-d: Remove caching mode check before
 device TLB flush
Content-Language: en-US
To: "Zhang, Tina" <tina.zhang@intel.com>, Lu Baolu <baolu.lu@linux.intel.com>,
	"iommu@lists.linux.dev" <iommu@lists.linux.dev>
CC: "Tian, Kevin" <kevin.tian@intel.com>, Jacob Pan
	<jacob.jun.pan@linux.intel.com>, Joerg Roedel <joro@8bytes.org>, Will Deacon
	<will@kernel.org>, Robin Murphy <robin.murphy@arm.com>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
References: <20240415013835.9527-1-baolu.lu@linux.intel.com>
 <MW5PR11MB58818970CB8E9A37A6AF563889092@MW5PR11MB5881.namprd11.prod.outlook.com>
From: Yi Liu <yi.l.liu@intel.com>
In-Reply-To: <MW5PR11MB58818970CB8E9A37A6AF563889092@MW5PR11MB5881.namprd11.prod.outlook.com>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 7bit
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?SGNGS2pselpVRFR3MytNaHN2MW9md1dzaWNOaHNvbStvTW9raFRMYkgxMGEy?=
 =?utf-8?B?RDBhbTZCZVdzT0F0akZxQWxabWxhVmI5S0pleDd0L2x4Y29hVzR1UEZRY1dO?=
 =?utf-8?B?UWlrZTQwdmRlSEhpaGhOSTluRkVHN3BrT01JTE1QODd1dHdpZjZIMnpzdnFn?=
 =?utf-8?B?ajRWejhhUGtOTEdiYjFKOS85eTRDVEQ4MVRIOE1ESjJsclJKWTZVLzdER3Yr?=
 =?utf-8?B?RC93bUZTUlVhMmxZLzVjL3pNL0hFbkx3LzEwR3N4cGNGcUlWQ1BiU0NDWGcz?=
 =?utf-8?B?aTN5L01pTFhSR1ppeGd1NDB1UnV6d2VJQlJLVG51MWwzZVMrbndtcW5PUEgx?=
 =?utf-8?B?TjBMNVFCbE5NZTRFekVSdXZoWEhrc2lLbUxnb3pKbkpOVGNiNDQvMWplZU9P?=
 =?utf-8?B?Mmk1YTE5cC9NR0VHd3RYdUVod25GdzlsTFBHQUZPU1BxbXhBVWx5RG5vVWxl?=
 =?utf-8?B?eWdDaEhxanNGU29qU2NWRm1EZ3o3LzNSczdiOTlGbkFyTnlRYTN0RGQ2UkhC?=
 =?utf-8?B?b3k4a1I3SXpFSEF3UEFhT1NtMWFOVWQ2UjlUaFFKV0tlM285emR6TldoejA1?=
 =?utf-8?B?LzB2elRzY0ZMT3pBWmtVMVdBTVZGcm1jR2tBZXZMRzlHdEwwM2ZVNEVFQVZz?=
 =?utf-8?B?VkcyVXE0dEU2QkdQUk94SFdaa0NiNTJnRXFxSjRoTHZRNDJUV0I1cDJkVUpK?=
 =?utf-8?B?bTRiUk1PaExXNEpFV3ViYTBIYlJIeHc2eUpHenlRbFFURjBJa1FmMjkxbTFr?=
 =?utf-8?B?UHN5MXliRXpJWVg3L2VHeVh3K0tZcWgvQjJQVHJEc0J5eFZTN0RRQW1Rdk5D?=
 =?utf-8?B?aHBWVGJiOEdiZlhLUVU1MHJTSWljRUFGczhwc05WcnNxdEV0ZEN4T1FVdm0r?=
 =?utf-8?B?Y3RubG56VjVJQTJ0ME93TTZWR1U3cE5SK0xzTE9VUm4zYmF0UDVicU9rMUxH?=
 =?utf-8?B?N0o2UGtuSGoxSDJRb0VPL2lGZWJuRmcwRGo4NkNTTTMwb1ROb1lhbUxJRkNR?=
 =?utf-8?B?c29INWpsMktVUWNYSXpzWWVVZnUzeVNNUWdBVWpqSnpjeUd5VzJTZVZlSXhC?=
 =?utf-8?B?bkp5ODJSVmdXOFY4UW11bi9xMnkyVTJGeTM3Znh5d09hcTBTbHAyVjBIL1Uv?=
 =?utf-8?B?a2ovTzdVMXh0Z3JEYk04bkhHclVyTkxKMFNPTjVMNTV1ZXpnZEYrLzVyU0Fp?=
 =?utf-8?B?eUpyWjhuejRZUVpMT3ZiR2lXRytXREhiZG1oVzB2bFAzeXNGVGZURTIxN1gv?=
 =?utf-8?B?bzVaZFhLT3NlekRzeHVTSHJvQXVROE9LQ2ZvR1JxbkJQekx2S01vaVBycURL?=
 =?utf-8?B?UVlJVnNoMk5ZSDNFUWYxMHhzRjE5NVpGTTY5TEc2c2RWWnozSWprK2ZlN3M0?=
 =?utf-8?B?bFlrUWRjWmV0My9QQWdxbFBBV21LKy9zS25NeS92eVpLazAwZXk0LzA2T0xm?=
 =?utf-8?B?TXRJUlF1a3R6YjdtK2dwbVBFbzVkNkFySGZqRmh0Qkhkd3lDeG1nWFA5bjU4?=
 =?utf-8?B?ZEdDRmwwVXBVYzhKM2YvOFpGUzB5QkE1NVdobWQwTk13MHpxNjd1K2dVdkNk?=
 =?utf-8?B?YTM4ei9mMzJjTVFRbWdjOHh0MmlCYmdZc2ZVSmFpT2dsSjMzNGY4bzNIaDFW?=
 =?utf-8?B?QXpPeHJ6NFo5S1UyNVZmRXFHMkU3WDdReWlwaStjSVFlbS95UUhhOEFjOG04?=
 =?utf-8?B?aEovMHBtNlZKMGRnYzZtd0srQ3pOUlBsSDdXZGRUR25abDNyZTQxbDVaUnRu?=
 =?utf-8?B?ejR4YU5IVzJGQVRnNitPZTd5TWlyc0JNM1E5QVMxR25CLzFjYktEQW4rYmI4?=
 =?utf-8?B?Z2t5UytmRFVaR3R4Ylg0eUxEUVV4Q29mNG1Kby96ckEzSDQyQ2IxcWZDV0cr?=
 =?utf-8?B?MWxFLy8vSWk0RVBjeHl1SU9UZzZScFBuYkViWWU1TStTMXlJVXlOMHQ5bkFj?=
 =?utf-8?B?b0VlNVArdGo4WHdpVWFaeDMvYnJXcEp4ZU9Wd2h4UGtPcytIc0xuYVpXdnky?=
 =?utf-8?B?b1VsTzFOU2hNa2gvekV6U2xwQ21PbXphdk1LcGNNYzR3YkNsTmhUOWlRVEYy?=
 =?utf-8?B?MnMzZ1hlYkVQL3o3blpqVS93cEV2Y3hQZTlQV1JadVZScXRvNkV1cGxSbEpp?=
 =?utf-8?Q?GAmpaG0LVWaJngyQCh94n8g1T?=
X-MS-Exchange-CrossTenant-Network-Message-Id: 3e0ce4a5-78af-4aa0-3ac4-08dc5cf551e7
X-MS-Exchange-CrossTenant-AuthSource: DS0PR11MB7529.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Apr 2024 02:39:49.3819
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: cW8KD/jcd38gTkNwGsOoa45nympeaL9hJPTVaJSZ/7pN/IuvweSbSpah3piDTYnOIvY7lHXT5r9WpCZzRtJrCQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH0PR11MB5160
X-OriginatorOrg: intel.com

On 2024/4/15 10:22, Zhang, Tina wrote:
> 
> 
>> -----Original Message-----
>> From: Lu Baolu <baolu.lu@linux.intel.com>
>> Sent: Monday, April 15, 2024 9:39 AM
>> To: iommu@lists.linux.dev
>> Cc: Tian, Kevin <kevin.tian@intel.com>; Liu, Yi L <yi.l.liu@intel.com>; Jacob
>> Pan <jacob.jun.pan@linux.intel.com>; Joerg Roedel <joro@8bytes.org>; Will
>> Deacon <will@kernel.org>; Robin Murphy <robin.murphy@arm.com>; linux-
>> kernel@vger.kernel.org; Lu Baolu <baolu.lu@linux.intel.com>
>> Subject: [PATCH v3 1/1] iommu/vt-d: Remove caching mode check before
>> device TLB flush
>>
>> The Caching Mode (CM) of the Intel IOMMU indicates if the hardware
>> implementation caches not-present or erroneous translation-structure entries
>> except for the first-stage translation. The caching mode is irrelevant to the
>> device TLB, therefore there is no need to check it before a device TLB
>> invalidation operation.
>>
>> Remove two caching mode checks before device TLB invalidation in the driver.
>> The removal of these checks doesn't change the driver's behavior in critical
>> map/unmap paths. Hence, there is no functionality or performance impact,
>> especially since commit <29b32839725f> ("iommu/vt-d:
>> Do not use flush-queue when caching-mode is on") has already disabled
>> flush-queue for caching mode. Therefore, caching mode will never call
>> intel_flush_iotlb_all().
> The current logic is if the caching mode is being used and a domain isn't using first level I/O page table, then flush-queue won't be used. Otherwise, the flush-queue can be enabled.
> See https://github.com/torvalds/linux/commit/257ec29074
> 
> In other words, if the caching mode is being used and a domain is using first level I/O page table, the flush-queue can be used for this domain to flush iotlb. Could the code change in this patch bring any performance impact to this case?

This seems to have performance deduction in the nested translation case.
The iommufd nested support bas been merged in 6.8, while the Qemu side
is wip. So this performance deduction does not happen until Qemu is
done. Should this also be considered as a performance regression? TBH.
I doubt if it should be.

-- 
Regards,
Yi Liu