Received-SPF: pass (google.com: domain of linux-kernel+bounces-145779-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Frank Li <Frank.Li@nxp.com>
Date: Mon, 15 Apr 2024 15:33:27 -0400
Subject: [PATCH v6 3/5] PCI: dwc: Add outbound MSG TLPs support
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240415-pme_msg-v6-3-56dad968ad3a@nxp.com>
References: <20240415-pme_msg-v6-0-56dad968ad3a@nxp.com>
In-Reply-To: <20240415-pme_msg-v6-0-56dad968ad3a@nxp.com>
To: Bjorn Helgaas <bhelgaas@google.com>, Jingoo Han <jingoohan1@gmail.com>, 
 Gustavo Pimentel <gustavo.pimentel@synopsys.com>, 
 Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>, 
 Lorenzo Pieralisi <lpieralisi@kernel.org>, 
 =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= <kw@linux.com>, 
 Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, imx@lists.linux.dev
Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, 
 devicetree@vger.kernel.org, Frank Li <Frank.Li@nxp.com>, 
 Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>, 
 Serge Semin <fancer.lancer@gmail.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?WmtGY2JWWTZhS1NTYVFvUFJHVzNXMHgxeWtSblo0WTNuM09wbTM1eFM5NG91?=
 =?utf-8?B?UEdqZVNLbkJMaytvNko0b2VzQ0MvczJtUnd5RXBodURNVVIySTY0MzRZMFNl?=
 =?utf-8?B?WjhKTGhwV3ZqN2daQUFvY3QvclUvSStqNTVmTVI1clVKVmljTG1aOXpFZlpJ?=
 =?utf-8?B?MHFVdXRremF1OFZITEpSb2sxVm5QTm5XSU82OTFlb3dhQStIYjRBemtGUkRt?=
 =?utf-8?B?K1J5a3NJVVhvS1NZdFRUVW5SVXp1bGxXcGxqQldlM2plTi9XWk9CZVArUGZZ?=
 =?utf-8?B?QVFTZm40U0VIMXdVTUo0YVRmd3VuMjFoYnE5U2RPbVFwZXVsVlRoc2xsUE00?=
 =?utf-8?B?KzNpL3pvSTk2Njh0NGJCNUw4TjEwcjhMcFphUWNvUnZVdWdLNXlnMEN2ZzN3?=
 =?utf-8?B?VVdOVDZVZ25tbmFnSHFqaFNWSERzT2h4Q1J0NmJ5TG00V3VKZHh0ZVlaTVJ4?=
 =?utf-8?B?Nk5JeXNHQ1dvRWFtYWpVSWZZYlR4S1ZwNHdZNDFuU3RlT3lVOWRBMUZob1Bq?=
 =?utf-8?B?SXNUd3RwVnIzU2gvcHNva0pEbk95Q29PQXhNQVFHazJFM0t0SXdtdzZFaFJO?=
 =?utf-8?B?OGtYZ1BsZUlUZ0x0ZWRRRFlJdGtqNlFkczY4bnJQWXBqRFRQUnJOSlI5NDA1?=
 =?utf-8?B?elJPcjBZTFRzMjY5OVV2UDRnSHRTSkU2VzIzdVFUTWk3VktBQjAwb0Z6NFV6?=
 =?utf-8?B?L3BpZUlMV1BNSnBRNjZaVzBCd0FrVmxGOWJZVmNOaDZuSjRrS05iRXZyT2Ri?=
 =?utf-8?B?SW92NHVIUDcxblJIY0FybUcwNDVOeUpPZlNUOThHRnNWQ21sT0duUlUzeE5K?=
 =?utf-8?B?dXNnVE9Ra2cwVUJGTit1SS9xTUpzWDNrZk5VQ0doeW9vbUJESERUd1RaQXZo?=
 =?utf-8?B?akc3bHlRM21iaDlMN0oyb3VoWWYvL2E0ZitBbWFyQlQveXRkNm1PL0hmeWIw?=
 =?utf-8?B?TjBoWm5CbEZQZ3I1VkpHTlh6YzFGQ1k4Y3NwUFVDU0p6TDZ4NVppalNIWDV3?=
 =?utf-8?B?WTA4TzdzdUJheTdlTzdId2pBemhYWTFLdHB6Vko2bnd3d1VLMGMvd0tWaWtj?=
 =?utf-8?B?dTd4NmM4aGNHM0pkV2Z2TVhDS3AvVWh1bjFPYklBM2sraHZLYVMvU3BYL2dm?=
 =?utf-8?B?OUlnSy9ranlVZmNuUTdHdnVtYnE4VHRHcWhOaVBJV2UvZ0twN1g1U1RMeHgz?=
 =?utf-8?B?U3dnMEorMmFKRXVuMHJwS25tWm1OVm85ZityQVJ1UDY3cGMxc3FLY25aNDJE?=
 =?utf-8?B?TWtJUW5YYWV5RnhYNXlJWUl6NEhlQXFuVTlORUh2Z2pDTWRBN3ZrcXhLS0M2?=
 =?utf-8?B?ckcxOHV6RzJwYjAyUDdEem82b3BoNnYxeWN3cTFSejVzNDlycU1ER1FyaCt1?=
 =?utf-8?B?VjhpTmZGSXlacSsyamk1RU5JVWNLdCtQZTZGRXppVFpnTWQyQTIreGRESS9r?=
 =?utf-8?B?bXhPM3lIZ21ENE9pamZxaWNTS0pMd2VZQ2dJY0FlRVUwbVlsRjl4NVhxWkxF?=
 =?utf-8?B?MC83cHJ3MHR2RHJPMEs1dUp0eFBldERRcElRbmgzT2I3eVgra3FqekhQbCtp?=
 =?utf-8?B?WFNxOU9IL1hJNFBMdEdLS0FkM2FmZlQ2WmVONGlWdCtMMWpiTER5dHY3Sy80?=
 =?utf-8?B?MlB1MjdyUFFGbkNLNGVtODUzYVhtaExVWnRqVG9VWHhUY2hEVjNpK2hXQ2w3?=
 =?utf-8?B?ZVpkT3ArWnFxd1JFT3FORWpSOUpsd3lsNGs3UjEyR1M5cDhQejVQMXh4MitI?=
 =?utf-8?B?QjZoRkdGY3diU2VnVHdOcm82MDg5QkEwc08rZmVOM0RRZWRjSVhaNGFKejN4?=
 =?utf-8?B?VEIzQ1BqdEVmeklqNXpEMGlINTN6NkloS0c3THcwWHFRWXIzV203bXdEbnU5?=
 =?utf-8?B?MkhuMWlXOG5vVnp1UzYvT0pZdWxLYVE0RWNQUmVDc0hMUXFmcWdlUFdpczdK?=
 =?utf-8?B?blRqbGFraXEzZDR6RVpzQVE2dDQ0MFk3bmR6NVkyVnlmRXdxZWpJU0Z6ek5j?=
 =?utf-8?B?MFVWUkZLRXVhRFpacWNhMkFQOVdYUWFHM0lBcFRFQ0pYZmd5bmRiek9mUGd1?=
 =?utf-8?B?aVVJdGlqbHVYSWxrNCtac3g1UElZdGVXeHVtUnlyNGJOR2FtU3F1Q25nRnhv?=
 =?utf-8?Q?KPFQ=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4c0f9ae1-caf8-4f4d-aeef-08dc5d830272
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Apr 2024 19:34:04.3890
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 8Iax4aiSNHthBHPCXNxmUu58H+MPk+VdcFa5uAPm07shOhUIcqA8CwYK4nurz5Arr0Fyn7IMF+lkYi7zUBIKMQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA2PR04MB10279

From: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>

Add "code" and "routing" into struct dw_pcie_ob_atu_cfg for triggering
INTx IRQs by iATU in the PCIe endpoint mode in near the future.
PCIE_ATU_INHIBIT_PAYLOAD is set to issue TLP type of Msg instead of
MsgD. So, this implementation supports the data-less messages only
for now.

Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Reviewed-by: Serge Semin <fancer.lancer@gmail.com>
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 drivers/pci/controller/dwc/pcie-designware.c | 9 +++++++--
 drivers/pci/controller/dwc/pcie-designware.h | 4 ++++
 2 files changed, 11 insertions(+), 2 deletions(-)

diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c
index df2575ec5f44c..ba909fade9db1 100644
--- a/drivers/pci/controller/dwc/pcie-designware.c
+++ b/drivers/pci/controller/dwc/pcie-designware.c
@@ -499,7 +499,7 @@ int dw_pcie_prog_outbound_atu(struct dw_pcie *pci,
 	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_UPPER_TARGET,
 			      upper_32_bits(atu->pci_addr));
 
-	val = atu->type | PCIE_ATU_FUNC_NUM(atu->func_no);
+	val = atu->type | atu->routing | PCIE_ATU_FUNC_NUM(atu->func_no);
 	if (upper_32_bits(limit_addr) > upper_32_bits(cpu_addr) &&
 	    dw_pcie_ver_is_ge(pci, 460A))
 		val |= PCIE_ATU_INCREASE_REGION_SIZE;
@@ -507,7 +507,12 @@ int dw_pcie_prog_outbound_atu(struct dw_pcie *pci,
 		val = dw_pcie_enable_ecrc(val);
 	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL1, val);
 
-	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL2, PCIE_ATU_ENABLE);
+	val = PCIE_ATU_ENABLE;
+	if (atu->type == PCIE_ATU_TYPE_MSG) {
+		/* The data-less messages only for now */
+		val |= PCIE_ATU_INHIBIT_PAYLOAD | atu->code;
+	}
+	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL2, val);
 
 	/*
 	 * Make sure ATU enable takes effect before any subsequent config
diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h
index d21db82e586d5..703b50bc5e0f1 100644
--- a/drivers/pci/controller/dwc/pcie-designware.h
+++ b/drivers/pci/controller/dwc/pcie-designware.h
@@ -148,11 +148,13 @@
 #define PCIE_ATU_TYPE_IO		0x2
 #define PCIE_ATU_TYPE_CFG0		0x4
 #define PCIE_ATU_TYPE_CFG1		0x5
+#define PCIE_ATU_TYPE_MSG		0x10
 #define PCIE_ATU_TD			BIT(8)
 #define PCIE_ATU_FUNC_NUM(pf)           ((pf) << 20)
 #define PCIE_ATU_REGION_CTRL2		0x004
 #define PCIE_ATU_ENABLE			BIT(31)
 #define PCIE_ATU_BAR_MODE_ENABLE	BIT(30)
+#define PCIE_ATU_INHIBIT_PAYLOAD	BIT(22)
 #define PCIE_ATU_FUNC_NUM_MATCH_EN      BIT(19)
 #define PCIE_ATU_LOWER_BASE		0x008
 #define PCIE_ATU_UPPER_BASE		0x00C
@@ -303,6 +305,8 @@ struct dw_pcie_ob_atu_cfg {
 	int index;
 	int type;
 	u8 func_no;
+	u8 code;
+	u8 routing;
 	u64 cpu_addr;
 	u64 pci_addr;
 	u64 size;

-- 
2.34.1