Received-SPF: pass (google.com: domain of linux-kernel+bounces-148441-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161;
Message-ID: <c6288523-84a6-48b0-bf9f-c25721a1519f@ti.com>
Date: Wed, 17 Apr 2024 17:27:00 +0530
Precedence: bulk
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v6 0/5] Add CPSW2G and CPSW9G nodes for J784S4
Content-Language: en-US
To: Chintan Vankar <c-vankar@ti.com>, Conor Dooley <conor+dt@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Rob Herring
	<robh@kernel.org>, Tero Kristo <kristo@kernel.org>,
        Vignesh Raghavendra
	<vigneshr@ti.com>, Nishanth Menon <nm@ti.com>
CC: <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <s-vadapalli@ti.com>
References: <20240329053130.2822129-1-c-vankar@ti.com>
From: MD Danish Anwar <danishanwar@ti.com>
In-Reply-To: <20240329053130.2822129-1-c-vankar@ti.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit

Hi Chintan,

On 29/03/24 11:01 am, Chintan Vankar wrote:
> This series adds device-tree nodes for CPSW2G and CPSW9G instance
> of the CPSW Ethernet Switch on TI's J784S4 SoC. Additionally,
> two device-tree overlays are also added:
> 1. QSGMII mode with the CPSW9G instance via the ENET EXPANSION 1
>    connector.
> 2. USXGMII mode with MAC Ports 1 and 2 of the CPSW9G instance via
>    ENET EXPANSION 1 and 2 connectors, configured in fixed-link
>    mode of operation at 5Gbps link speed.
> 
> Link to v5:
> https://lore.kernel.org/r/20240314072129.1520475-1-c-vankar@ti.com/
> 
> Changes from v5 to v6:
> - Updated order of properties in Device Nodes based on
>   https://docs.kernel.org/devicetree/bindings/dts-coding-style.html#order-of-properties-in-device-node
> 
> Chintan Vankar (1):
>   arm64: dts: ti: k3-j784s4-evm: Add alias for MCU CPSW2G
> 
> Siddharth Vadapalli (4):
>   arm64: dts: ti: k3-j784s4-main: Add CPSW2G and CPSW9G nodes
>   arm64: dts: ti: k3-j784s4-evm: Enable Main CPSW2G node and add aliases
>     for it
>   arm64: dts: ti: k3-j784s4: Add overlay to enable QSGMII mode with
>     CPSW9G
>   arm64: dts: ti: k3-j784s4: Add overlay for dual port USXGMII mode
> 
>  arch/arm64/boot/dts/ti/Makefile               |  11 +-
>  .../ti/k3-j784s4-evm-quad-port-eth-exp1.dtso  | 147 ++++++++++++++
>  .../ti/k3-j784s4-evm-usxgmii-exp1-exp2.dtso   |  81 ++++++++
>  arch/arm64/boot/dts/ti/k3-j784s4-evm.dts      |  51 +++++
>  arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi    | 187 ++++++++++++++++++
>  5 files changed, 476 insertions(+), 1 deletion(-)
>  create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4-evm-quad-port-eth-exp1.dtso
>  create mode 100644 arch/arm64/boot/dts/ti/k3-j784s4-evm-usxgmii-exp1-exp2.dtso
> 

For this series,
Reviewed-by: MD Danish Anwar <danishanwar@ti.com>

-- 
Thanks and Regards,
Danish