Received-SPF: pass (google.com: domain of linux-kernel+bounces-148952-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Frank Li <Frank.Li@nxp.com>
Date: Wed, 17 Apr 2024 12:59:41 -0400
Subject: [PATCH v7 3/5] PCI: dwc: Add outbound MSG TLPs support
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240417-pme_msg-v7-3-9c6208cda90f@nxp.com>
References: <20240417-pme_msg-v7-0-9c6208cda90f@nxp.com>
In-Reply-To: <20240417-pme_msg-v7-0-9c6208cda90f@nxp.com>
To: Bjorn Helgaas <bhelgaas@google.com>, Jingoo Han <jingoohan1@gmail.com>, 
 Gustavo Pimentel <gustavo.pimentel@synopsys.com>, 
 Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>, 
 Lorenzo Pieralisi <lpieralisi@kernel.org>, 
 =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= <kw@linux.com>, 
 Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, imx@lists.linux.dev
Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, 
 devicetree@vger.kernel.org, Frank Li <Frank.Li@nxp.com>, 
 Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>, 
 Serge Semin <fancer.lancer@gmail.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?UlZvYVJyTzlxd2M2ZDJXVVQ2TmJvZFpKVVFVYyttbUxpbDZpUDNtZUl6UEtR?=
 =?utf-8?B?Z1hUNDYvZjQ0cm94bVFDakYwK29oYnJFSHJibjczbmFOQnI4a2R6TjczSFl3?=
 =?utf-8?B?M0wxcm1jN2NLaHdjUW1rczFQaVFnN2p3NEF1QkNZbzJ0M2I1cGtmenpDMFAz?=
 =?utf-8?B?Y0RiVU41U2ZodE11T3BNaXQvNURUY3RsVTN5RXdISTF3NS9vRXdvT2VQT29Q?=
 =?utf-8?B?NjJYTDJXZ2xXRktHejd4alFJZ05OY2RPUGhZdUhtZnhveUVUQm1wSEwrOGpu?=
 =?utf-8?B?bHlhZFlBeTQ1L2k2TEliYVE0M01kSld5bEdIN1U2MW5QWFlMSmZqcjlFS0Mw?=
 =?utf-8?B?Q24yOTNHaWRmQUJ1YVNvTEpNdGhWTEYzaytvYXVURFFOZ2sxZXpzNzJlZUdN?=
 =?utf-8?B?STZ0T0VYdGFGbEZsOUpEd1R6RVRwdVR0eE5wTisvenVJR1krWUdZMlRzWVVr?=
 =?utf-8?B?SmsrTTFuSm1SZFJCVEZRMzQ0Qmh6ZWlMWS9rYTU4MnpxUVVLeUJpdTdHdzRG?=
 =?utf-8?B?VFBLMGhvQ0tGbndxZU1nMmNqTUtXR1pLbHBnTHZ6Z2laMG5veXVWRVpoRm95?=
 =?utf-8?B?YmhhanMvdWtUYk1rNmQvb1pWTk1zL1NqRzNtQUdGZTZ5UHFPbk9nVlhYWVM4?=
 =?utf-8?B?dVFiaVN1MDcrdUJwVXZOYkdXYXViekxPOU1YUzAybWMxbXdTRUE5ZXdrUWp6?=
 =?utf-8?B?VmxobVFOdkJhSEhvemFTRW9NTUVQdVpmendOeXRnM1Z6ZXVDNWFWNWJkSFpx?=
 =?utf-8?B?ZitYeGJaMlZibmV4WkFtcVR3WHZXUWE1Y3A0RHBKMFFMcm1lWXJiNG5ja0pJ?=
 =?utf-8?B?cFdJRng5RUp4cWJvdGRvZWs2ZlZQN29xdDdISHFIYUVoM1VIVjArdUg5Mk14?=
 =?utf-8?B?ejFZV3AxUVNxcHVVRG5QTGdIbE03R2hCY2ptMVljUVkxU0VaUHM0ZTFENTJE?=
 =?utf-8?B?QXFXZVV5MlVBbHRsVmk1YitVV1ZhK1Q4STNJMWI3emdlcVpvNmcySGRpek9h?=
 =?utf-8?B?bVUwZ2IzYkdRbkRyelRXanNOb3puL3NLZy8yRS9KU1lCY1FDUUE1R2s0Mit1?=
 =?utf-8?B?ejFQYjltYmp5UkcwTzZpMFFYNWhNY0VoNVpiSDVnQWhJa0svTmJ6dkxQNEF1?=
 =?utf-8?B?ZVZzVXhtT2R1cG5hclBpRzdqOWROYmYxQWFVTVF6M1ROdkdFMnBYczVWMFFk?=
 =?utf-8?B?T3EvMEdUeTEzTkJxTW9NT1U4Q0pHOUhtdGZ4TXdaYm1qcTRjYWdRUDZORjl2?=
 =?utf-8?B?R1pFZ1hjQTQyN0daTnJzSHhlNDZCb2d0bGlmNENDUTZKeDdsVFhlRU9KeTN6?=
 =?utf-8?B?dDBubHFEMG9iTWJDNjk3N0FZbHMrNWxseVR5cXB3YkJkZ0E3c2xLTmt1KzRh?=
 =?utf-8?B?S0d4ZGo0a3BxNUNqTFZ5dzFhaDRhenF4SjZ5bC9ESVZNU0czdzhmaE5RcVZ4?=
 =?utf-8?B?eEN3Q2RPeTdEUU0zZkE5VWFTRm4wNGlxcTUxaTVCLytTczRjenVRcGdKRVVz?=
 =?utf-8?B?RWp0UWNYM25TTWg4VDVlU1JlRjN4YlFCVWd2M2RreW8vWlphRnYxVXlCN0Nz?=
 =?utf-8?B?TlVoeHRXVnpxZ29GQWRaVThkbmRWTmErZnAxWTdWN0F0VHpkUUtVa0pPbVBs?=
 =?utf-8?B?NjcyZUFvUXBQZHhGc21UY1pQREg0ZTQ1akhXamJUMTh5T2ppM1VwUnhIVEhF?=
 =?utf-8?B?dmg2SjdsU3cvajBMSU9EeSs2WFhsMXJGSW53NlYyTGV4N3JLSk11L2tYRG1E?=
 =?utf-8?B?UXV1ZlBxd0VOdGR5ZSsxTFdEQURGZW9TMmhBZXh5K01qRXhSTnduUU9DTGxm?=
 =?utf-8?B?TjVYZkhFVlc2RWVwWUVDVnVKK2lTaUlOZlQzUnhYU2ZjdStFdXRMU1dyZzhK?=
 =?utf-8?B?OVVkcFZGa210VVc1M0FkM3V1SUhUOXJkbVRaYmtXdE9kSVBKK09ya29tVEVz?=
 =?utf-8?B?K0lvNWN3dDFGenpYb3VJSW1mNVlhbzRTMnpBRzB0ZS8zYU1VRkFIVWpFdUtY?=
 =?utf-8?B?T2Q0QTN5ejN4NXNscnEwdGtSME9STHVFL3JJUnNUNkpPVEhMeTErMFVmQzJu?=
 =?utf-8?B?NXZQZHlSZ3lmeVEyc0RvOUQ5Y0NyWHhyQVR1cTZobGJyRGY1TzFuaVpYM0xI?=
 =?utf-8?Q?63ktYJF4S70r81WVJe0HWvH1q?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 4bf56f52-e684-4e94-ef21-08dc5effdb05
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Apr 2024 17:00:16.4904
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: jj4Je8nM5pFBX5ClqWv69yRJya4oGMactUjKm0PItcgvQsXllvAihYG66yyPdgWXmpVIWxPZfFwyXeowF0+ZHA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR04MB8080

From: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>

Add "code" and "routing" into struct dw_pcie_ob_atu_cfg for triggering
INTx IRQs by iATU in the PCIe endpoint mode in near the future.
PCIE_ATU_INHIBIT_PAYLOAD is set to issue TLP type of Msg instead of
MsgD. So, this implementation supports the data-less messages only
for now.

Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Reviewed-by: Serge Semin <fancer.lancer@gmail.com>
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 drivers/pci/controller/dwc/pcie-designware.c | 9 +++++++--
 drivers/pci/controller/dwc/pcie-designware.h | 4 ++++
 2 files changed, 11 insertions(+), 2 deletions(-)

diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c
index df2575ec5f44c..ba909fade9db1 100644
--- a/drivers/pci/controller/dwc/pcie-designware.c
+++ b/drivers/pci/controller/dwc/pcie-designware.c
@@ -499,7 +499,7 @@ int dw_pcie_prog_outbound_atu(struct dw_pcie *pci,
 	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_UPPER_TARGET,
 			      upper_32_bits(atu->pci_addr));
 
-	val = atu->type | PCIE_ATU_FUNC_NUM(atu->func_no);
+	val = atu->type | atu->routing | PCIE_ATU_FUNC_NUM(atu->func_no);
 	if (upper_32_bits(limit_addr) > upper_32_bits(cpu_addr) &&
 	    dw_pcie_ver_is_ge(pci, 460A))
 		val |= PCIE_ATU_INCREASE_REGION_SIZE;
@@ -507,7 +507,12 @@ int dw_pcie_prog_outbound_atu(struct dw_pcie *pci,
 		val = dw_pcie_enable_ecrc(val);
 	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL1, val);
 
-	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL2, PCIE_ATU_ENABLE);
+	val = PCIE_ATU_ENABLE;
+	if (atu->type == PCIE_ATU_TYPE_MSG) {
+		/* The data-less messages only for now */
+		val |= PCIE_ATU_INHIBIT_PAYLOAD | atu->code;
+	}
+	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL2, val);
 
 	/*
 	 * Make sure ATU enable takes effect before any subsequent config
diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h
index d21db82e586d5..703b50bc5e0f1 100644
--- a/drivers/pci/controller/dwc/pcie-designware.h
+++ b/drivers/pci/controller/dwc/pcie-designware.h
@@ -148,11 +148,13 @@
 #define PCIE_ATU_TYPE_IO		0x2
 #define PCIE_ATU_TYPE_CFG0		0x4
 #define PCIE_ATU_TYPE_CFG1		0x5
+#define PCIE_ATU_TYPE_MSG		0x10
 #define PCIE_ATU_TD			BIT(8)
 #define PCIE_ATU_FUNC_NUM(pf)           ((pf) << 20)
 #define PCIE_ATU_REGION_CTRL2		0x004
 #define PCIE_ATU_ENABLE			BIT(31)
 #define PCIE_ATU_BAR_MODE_ENABLE	BIT(30)
+#define PCIE_ATU_INHIBIT_PAYLOAD	BIT(22)
 #define PCIE_ATU_FUNC_NUM_MATCH_EN      BIT(19)
 #define PCIE_ATU_LOWER_BASE		0x008
 #define PCIE_ATU_UPPER_BASE		0x00C
@@ -303,6 +305,8 @@ struct dw_pcie_ob_atu_cfg {
 	int index;
 	int type;
 	u8 func_no;
+	u8 code;
+	u8 routing;
 	u64 cpu_addr;
 	u64 pci_addr;
 	u64 size;

-- 
2.34.1