Received: by 2002:a05:6500:1b45:b0:1f5:f2ab:c469 with SMTP id cz5csp1126305lqb; Thu, 18 Apr 2024 00:17:23 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCUv+S+oJGQuoI4aroW/k+8qYCZVkCDMSyDe+yBF0JduzI9YMVo/cYw057ZAUZxAgov5mH7O/FnvW/82O/w272PV3DLN2Xq/Q4PzYEmTYQ== X-Google-Smtp-Source: AGHT+IEIG0LTViHOkVqun/IB2HUdMBNb7CSkB/klcwY2OLauN+SjqoksQ3PWEQx8prfTK0F5VUYF X-Received: by 2002:a05:620a:109a:b0:78e:da34:89ac with SMTP id g26-20020a05620a109a00b0078eda3489acmr2021743qkk.3.1713424642763; Thu, 18 Apr 2024 00:17:22 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1713424642; cv=pass; d=google.com; s=arc-20160816; b=fzqQ7Tjytnf1tcoRLlQ2ziELyL1l8amiXGdTbfE0CxnMgBq9Fi66EZ85CBAF5ow2LM 63PnyV64eh6l6iHo+Xm9qoERnvwOCf74btcpTnj5sxDAmzWVRNAJHQECz22U8SJ9ODwS pkp74YKfDuoM9wGTx7BiY+dDAQJN+G7zku3BKLkXc4ygRbBGBRjSNa1RhRotgOZc/JtN k+0/lZeX5cUBoQ3DHk/dKOMPFgGmvM0O8kTt/8qvIpaMCDBAPifAbhtqmvaCdqVIqhn8 NRQJsz340c7scIYSfYBml2E+yCRgNjD306r1bBFvwpw5rf9JqTNWiOJ+bAWv2aQfoKj3 pgmw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=Dfq+T8kHwHKhznTpDMvaC+GDOVSm6e00OJENyuVQbuU=; fh=195dDKH2BDjQb1u+/JGaqLrHDqWECVElcqPsPZ9ZWn8=; b=OIQLSfgGfjayi57JWdC6lUQRegvYxL1VDVaKSvCj7TV76ltKEmCatrUFxxLJupd6U3 olAM/RYBcKFZK3RncK0v9DdO3UoDZ6iIreyR16fJrLdLIrHetf06DMPNgcUPgbK6Bcf+ 5RduAx07qKCct+wpj6pUsGcUe6yksbfCw/E7gottsUaBq2KwpyRejXHY6OdYD3n9QYbZ sb3vRVHQOzYgwAJo3LHbxJxL1h3UEd94e5Lf0KwBNEvLAZYTkznI/gH1f0Xr4iQ13dNu UJQC5a+T0Mzd64kQW7+rnjxlHk6VszrBzcGWDhmT6BPQQyTaUrJATxgSWO5ykg3wSJIW kt3A==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=YfxFvgSC; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-149640-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-149640-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [2604:1380:45d1:ec00::1]) by mx.google.com with ESMTPS id m5-20020a05620a24c500b0078ed3afcf15si919204qkn.517.2024.04.18.00.17.22 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Apr 2024 00:17:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-149640-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=YfxFvgSC; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-149640-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-149640-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 6BE871C20AEE for ; Thu, 18 Apr 2024 07:17:22 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 0F762405C6; Thu, 18 Apr 2024 07:16:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="YfxFvgSC" Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B1D7F25622; Thu, 18 Apr 2024 07:16:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.23.248 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713424616; cv=none; b=QnRO5DCzbb/J96lEe9hmDHfC3cttacv5oltUySFC5g1AgJones1AQ3QYJnZ4d3iFBgmabAuyDLjoguIMAFHd61zZt4WUEcoFSqa1et8trNTVea+4gxzKSXxeOfCK8XiahDdWapPJpQ+2TqItYT1vYQMOI3PvlBqKlB/8AV+mXPI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713424616; c=relaxed/simple; bh=MaRMK4Ba44rqNoDlK8F/GegNVHMa+gHTHwNsjqGXLy0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ERGpryCez3PxZfkpkNX0ckFfcUenLm7b4c0CLxpHLGlVPLGQ7CNsdJnIuprsyGUdaIV8hIScGdN4Dce34tj4xHmcbEdFXL0vn8PZpsdKTsAwaFR7dBrX0NeJ1LHRq/F6+sTMwM/wqe0Z6Ut80X++6P2dnC2tRjALB+Xv9NluiCs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=YfxFvgSC; arc=none smtp.client-ip=198.47.23.248 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 43I7GhRa049892; Thu, 18 Apr 2024 02:16:43 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1713424603; bh=Dfq+T8kHwHKhznTpDMvaC+GDOVSm6e00OJENyuVQbuU=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=YfxFvgSCaz5LpO2IOp0csWSmiN43mMN6uxuZvkSsDVXOYSzs/3D1iAysQAIcQG6o5 qyiff3lSEGqKxG2XPXvukx5B8uOeL/cOdZVjcdrRL5oHy1k9Mcq1Qxb68d/0YYX4H1 5zXm3TYac0Cn5QwIk+Q5jRBFCo5DzWOSAobb+1oc= Received: from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 43I7Ghbo028928 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 18 Apr 2024 02:16:43 -0500 Received: from DFLE115.ent.ti.com (10.64.6.36) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Thu, 18 Apr 2024 02:16:43 -0500 Received: from lelvsmtp6.itg.ti.com (10.180.75.249) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Thu, 18 Apr 2024 02:16:42 -0500 Received: from udit-HP-Z2-Tower-G9-Workstation-Desktop-PC.dhcp.ti.com (udit-hp-z2-tower-g9-workstation-desktop-pc.dhcp.ti.com [172.24.227.18]) by lelvsmtp6.itg.ti.com (8.15.2/8.15.2) with ESMTP id 43I7GIS6027275; Thu, 18 Apr 2024 02:16:40 -0500 From: Udit Kumar To: , , , , CC: , , , , , Udit Kumar Subject: [PATCH v2 2/3] arm64: dts: ti: k3-j721s2: Arranging pin mux in alphabetical order Date: Thu, 18 Apr 2024 12:46:09 +0530 Message-ID: <20240418071610.358944-3-u-kumar1@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240418071610.358944-1-u-kumar1@ti.com> References: <20240418071610.358944-1-u-kumar1@ti.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Arranging pin mux in order of main_pmx0/1, wkup_pmx0/1/2/3. Signed-off-by: Udit Kumar --- .../dts/ti/k3-j721s2-common-proc-board.dts | 29 ++++++++--------- arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi | 31 ++++++++++--------- 2 files changed, 31 insertions(+), 29 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts index c5a0b7cbb14f..fed89e34e35e 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts @@ -194,6 +194,21 @@ J721S2_IOPAD(0x038, PIN_OUTPUT, 0) /* (AB28) MCASP0_ACLKX.MCAN5_TX */ }; }; +&wkup_pmx1 { + mcu_fss0_ospi1_pins_default: mcu-fss0-ospi1-default-pins { + pinctrl-single,pins = < + J721S2_WKUP_IOPAD(0x008, PIN_OUTPUT, 0) /* (A19) MCU_OSPI1_CLK */ + J721S2_WKUP_IOPAD(0x024, PIN_OUTPUT, 0) /* (D20) MCU_OSPI1_CSn0 */ + J721S2_WKUP_IOPAD(0x014, PIN_INPUT, 0) /* (D21) MCU_OSPI1_D0 */ + J721S2_WKUP_IOPAD(0x018, PIN_INPUT, 0) /* (G20) MCU_OSPI1_D1 */ + J721S2_WKUP_IOPAD(0x01c, PIN_INPUT, 0) /* (C20) MCU_OSPI1_D2 */ + J721S2_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (A20) MCU_OSPI1_D3 */ + J721S2_WKUP_IOPAD(0x010, PIN_INPUT, 0) /* (B19) MCU_OSPI1_DQS */ + J721S2_WKUP_IOPAD(0x00c, PIN_INPUT, 0) /* (B20) MCU_OSPI1_LBCLKO */ + >; + }; +}; + &wkup_pmx2 { wkup_uart0_pins_default: wkup-uart0-default-pins { pinctrl-single,pins = < @@ -289,20 +304,6 @@ J721S2_WKUP_IOPAD(0x108, PIN_INPUT, 0) /* (N27) MCU_ADC1_AIN7 */ }; }; -&wkup_pmx1 { - mcu_fss0_ospi1_pins_default: mcu-fss0-ospi1-default-pins { - pinctrl-single,pins = < - J721S2_WKUP_IOPAD(0x008, PIN_OUTPUT, 0) /* (A19) MCU_OSPI1_CLK */ - J721S2_WKUP_IOPAD(0x024, PIN_OUTPUT, 0) /* (D20) MCU_OSPI1_CSn0 */ - J721S2_WKUP_IOPAD(0x014, PIN_INPUT, 0) /* (D21) MCU_OSPI1_D0 */ - J721S2_WKUP_IOPAD(0x018, PIN_INPUT, 0) /* (G20) MCU_OSPI1_D1 */ - J721S2_WKUP_IOPAD(0x01c, PIN_INPUT, 0) /* (C20) MCU_OSPI1_D2 */ - J721S2_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (A20) MCU_OSPI1_D3 */ - J721S2_WKUP_IOPAD(0x010, PIN_INPUT, 0) /* (B19) MCU_OSPI1_DQS */ - J721S2_WKUP_IOPAD(0x00c, PIN_INPUT, 0) /* (B20) MCU_OSPI1_LBCLKO */ - >; - }; -}; &main_gpio0 { status = "okay"; diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi index 623c8421525d..8adf2dfbf3a3 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi @@ -153,6 +153,22 @@ transceiver0: can-phy0 { }; }; +&main_pmx0 { + main_i2c0_pins_default: main-i2c0-default-pins { + pinctrl-single,pins = < + J721S2_IOPAD(0x0e0, PIN_INPUT_PULLUP, 0) /* (AH25) I2C0_SCL */ + J721S2_IOPAD(0x0e4, PIN_INPUT_PULLUP, 0) /* (AE24) I2C0_SDA */ + >; + }; + + main_mcan16_pins_default: main-mcan16-default-pins { + pinctrl-single,pins = < + J721S2_IOPAD(0x028, PIN_INPUT, 0) /* (AB24) MCAN16_RX */ + J721S2_IOPAD(0x024, PIN_OUTPUT, 0) /* (Y28) MCAN16_TX */ + >; + }; +}; + &wkup_pmx0 { mcu_fss0_ospi0_pins_default: mcu-fss0-ospi0-default-pins { pinctrl-single,pins = < @@ -190,21 +206,6 @@ J721S2_WKUP_IOPAD(0x9c, PIN_INPUT, 0) /* (H27) WKUP_I2C0_SDA */ }; }; -&main_pmx0 { - main_i2c0_pins_default: main-i2c0-default-pins { - pinctrl-single,pins = < - J721S2_IOPAD(0x0e0, PIN_INPUT_PULLUP, 0) /* (AH25) I2C0_SCL */ - J721S2_IOPAD(0x0e4, PIN_INPUT_PULLUP, 0) /* (AE24) I2C0_SDA */ - >; - }; - - main_mcan16_pins_default: main-mcan16-default-pins { - pinctrl-single,pins = < - J721S2_IOPAD(0x028, PIN_INPUT, 0) /* (AB24) MCAN16_RX */ - J721S2_IOPAD(0x024, PIN_OUTPUT, 0) /* (Y28) MCAN16_TX */ - >; - }; -}; &wkup_i2c0 { status = "okay"; -- 2.34.1