Received: by 2002:a05:6500:1b45:b0:1f5:f2ab:c469 with SMTP id cz5csp1166387lqb; Thu, 18 Apr 2024 01:59:17 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCUAqkoMRBkSX790f/m/dB8jfxKm1ScvqGowq69+pLib8NkWMC3cCVox3i7uTfcoIPSvo9sTTag7YSpAW31oxeQK/Y3zg28Cuy6Go1jNOA== X-Google-Smtp-Source: AGHT+IFSiYbFOE9teDzalBUFiUaeY8M470Xp6R5UyuWUkFwS0Vxs8ss+v8wiyNdO/BXXrm2L7TzB X-Received: by 2002:a17:906:cb90:b0:a52:2284:d97f with SMTP id mf16-20020a170906cb9000b00a522284d97fmr1229123ejb.25.1713430757055; Thu, 18 Apr 2024 01:59:17 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1713430757; cv=pass; d=google.com; s=arc-20160816; b=ewKJWMAsKjryaVXTEsFhgmm2jSaSrjQXB8ddOyUdeAast5m8pT/psNlRLZdyMKnuO+ Dx8TntkXMWjEYS19B+V/aeop/9hq5WeruAAWsixgs07C0sOtcyQSVD8Mqa933oABNkwW 4EYkdBKAYx1n79z0ebzlaWMvvdyGUVl57in+CsxwpTzLKcEoeOACPTKj0PEOvv4iNNkb ifV1E9Xmsx+9fhR2B5QkZtJMCcDp2NidIIWrhQgeSTGE3pwmjBs4KFT/Nn09rjSgBd+y 0laOF9osaIcEcjfY6eRSOWg8P/wRySjwRutqx89tLH04aUMGZiU0pXBvYMgi8P1ZQw35 KA3w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=90mNkv0Zw+X8DSUyg5VLMY0Qh+N0BWtBLwfWjpJ7xdg=; fh=AgfXcImmk1bZfC7+9kfNGnCBqMZwtU5cHfPFC41WVqM=; b=Rr6Kj7ipDQtMU4yUo+9zBsSynMJpCKYjwT4r+Cda8cV2U8aJwVOoV4EhXISbyfakB5 m4th9gPiLM9hak9EHyL5ggfXM27Df7c5oOJLWL9iucsR0lg2tUPdihYwwniRTRfzYnXP LKyZuZD10KvXJDAS55vfqFZNQQE6p1TTF4NeBGoskIz8eOVaH9dU7p947Hy2OB4pq1Yw jYQfrfEODDilHFyh/AZD27fc2iXRUc0NQ5XEbrBcfu+L8eYxtabxwJhlAEU0fz9UBfFJ goE/1Yub8Et2Azx7KHdzP7kwoLfeSCNTkuGGmLzgZ8dxwRRYiRVMpPBzuju7UjkTP0XF XqkA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=yc3I3OTc; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-149757-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-149757-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=microchip.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id r18-20020a170906705200b00a4e41d4080dsi591378ejj.1021.2024.04.18.01.59.16 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 18 Apr 2024 01:59:17 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-149757-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=yc3I3OTc; arc=pass (i=1 spf=pass spfdomain=microchip.com dkim=pass dkdomain=microchip.com dmarc=pass fromdomain=microchip.com); spf=pass (google.com: domain of linux-kernel+bounces-149757-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-149757-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=microchip.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id A38271F218B5 for ; Thu, 18 Apr 2024 08:59:16 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4EE13158A13; Thu, 18 Apr 2024 08:58:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b="yc3I3OTc" Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5EFCF158A12; Thu, 18 Apr 2024 08:58:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=68.232.153.233 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713430737; cv=none; b=pJD2mKdnl1eyObcdjj60ypcML8VYid1MOgHr7xKhRDQja4D0yoN/eOJbaVHQ8zD641ROi8tp4Qze7/JExPT+1+2ltpo35nE6nUuyC7o09DcUi71hBXOuqoeY8ooVnWSlZkp7zitsijmK8Fs+nN5OXeo0bxIqrPsShyqosjqO6Eo= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713430737; c=relaxed/simple; bh=zmwWDI8GjPkIeLctZgAAryEmVPFq+vlYqthKzJRehGU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=pk2zMo/HVoQ0I7jhkViKjCYVLENeoEZ5se53VIhNmThaDz8XhjRBY+mg53zeVKGYWUOj5QC9dWH46zhoOkQVKJHFE+LHAQ7MZdpZQh0SDBs2I4Vjj74TqZOihJB0VD0dYMD5LgHUYlVO63SkhvucowKNiPe1xii6tJ0Zlr3gu6M= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com; spf=pass smtp.mailfrom=microchip.com; dkim=pass (2048-bit key) header.d=microchip.com header.i=@microchip.com header.b=yc3I3OTc; arc=none smtp.client-ip=68.232.153.233 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=microchip.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=microchip.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1713430735; x=1744966735; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=zmwWDI8GjPkIeLctZgAAryEmVPFq+vlYqthKzJRehGU=; b=yc3I3OTclGiiQgrI4W6h9Anlv5/JQcBfcQCyUY8y7UCxB2VXY9Ch+NpS /nVBckW3GLUdQ63aEvIZZZ4xgXyIHzhbh04u2w6kgJChk7n/VCrt6o6sw h3hquToC+UxsStxU3DxdLyBC8oRNvUTgIaAiRz3MZKhzBiRidkUN1Lzri Kh6MKlNR5nqa3lD4shqWuz/Lp8OsWNVADq0cQPHoRDiO1iRPrt6s8Z6u/ h1hGYBJriZKV6eLzlAv6G4IgmIRmnTTVRKePP1+7ffWcInusG6R9CBLy7 S9jJ+znO8CnJ2xY5GyLy+DifePkUPLsFRTCFwxPS2eeiLqOoZBCTl/B74 Q==; X-CSE-ConnectionGUID: nOC82dQIQv+hluLRGLoAdw== X-CSE-MsgGUID: SLaAB+ssRIKI6+x2ITGmhg== X-IronPort-AV: E=Sophos;i="6.07,211,1708412400"; d="scan'208";a="252380679" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/ECDHE-RSA-AES128-GCM-SHA256; 18 Apr 2024 01:58:54 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 18 Apr 2024 01:58:21 -0700 Received: from che-lt-i70843lx.microchip.com (10.10.85.11) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 18 Apr 2024 01:58:09 -0700 From: Dharma Balasubiramani To: "dmitry . baryshkov @ linaro . org" , "andrzej . hajda @ intel . com" , "neil . armstrong @ linaro . org" , "rfoss @ kernel . org" , "Laurent . pinchart @ ideasonboard . com" , "jonas @ kwiboo . se" , "jernej . skrabec @ gmail . com" , "maarten . lankhorst @ linux . intel . com" , "mripard @ kernel . org" , "tzimmermann @ suse . de" , "airlied @ gmail . com" , "daniel @ ffwll . ch" , "robh+dt @ kernel . org" , "krzysztof . kozlowski+dt @ linaro . org" , "conor+dt @ kernel . org" , "linux @ armlinux . org . uk" , "Nicolas . Ferre @ microchip . com" , "alexandre . belloni @ bootlin . com" , "claudiu . beznea @ tuxon . dev" , "Manikandan . M @ microchip . com" , "arnd @ arndb . de" , "geert+renesas @ glider . be" , "Jason @ zx2c4 . com" , "mpe @ ellerman . id . au" , "gerg @ linux-m68k . org" , "rdunlap @ infradead . org" , "vbabka @ suse . cz" , "dri-devel @ lists . freedesktop . org" , "devicetree @ vger . kernel . org" , "linux-kernel @ vger . kernel . org" , "oe-kbuild-all @ lists . linux . dev" , "Hari . PrasathGE @ microchip . com" CC: Dharma Balasubiramani , Rob Herring Subject: [PATCH v7 1/4] dt-bindings: display: bridge: add sam9x75-lvds binding Date: Thu, 18 Apr 2024 14:27:22 +0530 Message-ID: <20240418085725.373797-2-dharma.b@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240418085725.373797-1-dharma.b@microchip.com> References: <20240418085725.373797-1-dharma.b@microchip.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Add the 'sam9x75-lvds' compatible binding, which describes the Low Voltage Differential Signaling (LVDS) Controller found on some Microchip's sam9x7 series System-on-Chip (SoC) devices. This binding will be used to define the properties and configuration for the LVDS Controller in DT. Signed-off-by: Dharma Balasubiramani Reviewed-by: Rob Herring --- Changelog v6 -> v7 - No Changes. v5 -> v6 - No Changes. v4 -> v5 - No changes. v3 -> v4 - Rephrase the commit subject. v2 -> v3 - No changes. v1 -> v2 - Remove '|' in description, as there is no formatting to preserve. - Remove 'gclk' from clock-names as there is only one clock(pclk). - Remove the unused headers and include only used ones. - Change the compatible name specific to SoC (sam9x75) instead of entire series. - Change file name to match the compatible name. .../bridge/microchip,sam9x75-lvds.yaml | 55 +++++++++++++++++++ 1 file changed, 55 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml diff --git a/Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml b/Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml new file mode 100644 index 000000000000..862ef441ac9f --- /dev/null +++ b/Documentation/devicetree/bindings/display/bridge/microchip,sam9x75-lvds.yaml @@ -0,0 +1,55 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/bridge/microchip,sam9x75-lvds.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip SAM9X75 LVDS Controller + +maintainers: + - Dharma Balasubiramani + +description: + The Low Voltage Differential Signaling Controller (LVDSC) manages data + format conversion from the LCD Controller internal DPI bus to OpenLDI + LVDS output signals. LVDSC functions include bit mapping, balanced mode + management, and serializer. + +properties: + compatible: + const: microchip,sam9x75-lvds + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Peripheral Bus Clock + + clock-names: + items: + - const: pclk + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + #include + lvds-controller@f8060000 { + compatible = "microchip,sam9x75-lvds"; + reg = <0xf8060000 0x100>; + interrupts = <56 IRQ_TYPE_LEVEL_HIGH 0>; + clocks = <&pmc PMC_TYPE_PERIPHERAL 56>; + clock-names = "pclk"; + }; -- 2.25.1