Received-SPF: pass (google.com: domain of linux-kernel+bounces-150451-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
From: Frank Li <Frank.Li@nxp.com>
Date: Thu, 18 Apr 2024 12:04:26 -0400
Subject: [PATCH v8 3/5] PCI: dwc: Add outbound MSG TLPs support
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240418-pme_msg-v8-3-a54265c39742@nxp.com>
References: <20240418-pme_msg-v8-0-a54265c39742@nxp.com>
In-Reply-To: <20240418-pme_msg-v8-0-a54265c39742@nxp.com>
To: Bjorn Helgaas <bhelgaas@google.com>, Jingoo Han <jingoohan1@gmail.com>, 
 Gustavo Pimentel <gustavo.pimentel@synopsys.com>, 
 Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>, 
 Lorenzo Pieralisi <lpieralisi@kernel.org>, 
 =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= <kw@linux.com>, 
 Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, imx@lists.linux.dev
Cc: linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, 
 devicetree@vger.kernel.org, Frank Li <Frank.Li@nxp.com>, 
 Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>, 
 Serge Semin <fancer.lancer@gmail.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?dTlMT3lIVmRSNlVwa0xzME1YTm5jZVhLVng2RVdDSGhuWS9CN1Rmck1OVmZM?=
 =?utf-8?B?a0xBQ05HL2dKK3M5aWNPb2JHOS8xZHdWMVhTcmlSdGNUdjlsdmlLYnZLaUpC?=
 =?utf-8?B?Y3AxcE83eWlTRmVoZUMydUlrN3hQZ3lrNE42SHNuMDl5T1ovS1dBRWphZlZ0?=
 =?utf-8?B?R0p0aUU1MU1nbTI4WlREOXE5NGhjQ096aGkyazd2SnlCWURhREMzcW40c0Yw?=
 =?utf-8?B?bHphZXN3anVuSHVBcENRdEc5Z0F1WmtyVXJIWWhYbzNDTTVET244U3ZuL1Mx?=
 =?utf-8?B?QUxGTmYvWmNiK1NNN2RWcHNIWXpqRlFkYzBERFpSOXl3cW9UL0JqQ1ptc29I?=
 =?utf-8?B?d054ckU2V1hRWnpQUXRkeE1UMmtadVRsemd0S0NVWEdrYUJleWxCb3lGZjBp?=
 =?utf-8?B?NGpiS05NeVlTbkFCU3JPNjM5ODFQZXdOdE42cXBoZEtmN1NtLytHcUtyVEdn?=
 =?utf-8?B?OCt1dnFrV1FmaytCcVhwU252Q3ROU2NvUUpYVjRJK2k4a2U3Z0I5OU9OQ3Q1?=
 =?utf-8?B?c0o4TFlyOGpaeEs1UVB2bDZVN1d5YkdFVHJBMVdPS2hzeVllMmRNeFluZSt4?=
 =?utf-8?B?NUNJNytQZ3hwSmJoWURvZkdNTzh3YWZWTk8rWTBKc21zTmhYUlZLU2RpSWt3?=
 =?utf-8?B?Uk9TZktqd3VFWXhNcU5SY2p6Q0hiZXRZeTZUSG9oSVh5ck5pR2JHbkgxVk50?=
 =?utf-8?B?a0J5SWIyVmI4UEJLVUYxUXd5MzNnMTUzUEpvK0w3ZU95SnVvN2JzcW9ZVlcv?=
 =?utf-8?B?K3gyZ0Rzby9KR0dsTklnTjhiYmNZRzhuUWlpSzZJUFl4WGNRajQySGQ0TjZl?=
 =?utf-8?B?eW9ZZk9NOXFYcGN1eHh4dlJuUWYzZ1Jab2Y4bUliMVloVVZUcnZlSjY2aDBn?=
 =?utf-8?B?UUI0aHJtNFlyNC9RUnpSYkxKWWJsdVRUQ0xvd25HYms0RGZqSW9mNjNwOXVm?=
 =?utf-8?B?T3RpQWFDVkxyd1Zya2NBVVB5bGdYRGtaRHNuMU44Q00zWHY5bDRBV2NKcWY2?=
 =?utf-8?B?NmtrQUtnMkZyY0FVUTJpU3JwNWMyV0NMNE41dWdtOFpNdDZad0FNdHhnaEdz?=
 =?utf-8?B?YVRMcXRqWE1pajNZVSttZllad0RVVVJqc1V3RXlvQVlvTnExeGh3bEFUQkdN?=
 =?utf-8?B?eCthblFpYWNuU0NLeGFQdnFUSmtlYUFVQ25FUnBpd2p5SS9FOE1HT21FekpE?=
 =?utf-8?B?aUNyeW82WHM4VTdZQ0ZFY2VORWNMS2VzSnFqMUQrbjlyd0FNTEkzazR4ZDR6?=
 =?utf-8?B?cXRmZFlaMjErSytQQ3E4dTNndUhXNHdldmdidmo0Zm5QYnk4NGxZSlhvMlZq?=
 =?utf-8?B?cUFFVDJxK0hMUkdjT2k1bjN4clYvT3JNR0pIZ2JNMzlGR3ZzclltUCs5U1dC?=
 =?utf-8?B?VlZMVnE4QWxhTk9iREhuTXowbU00K2p4bktUWUE1dWNUTStYS2thcUtWREll?=
 =?utf-8?B?Mkk5Tks3OVlVenZhWGtBNGpLS1Z6bktnbjByN3N4M0laVUQrUTFFc09kLzZh?=
 =?utf-8?B?aEJoUXl6R1BGYkdoS0ZKYk42TzdQQ2VpazlKMWxwdnJEQmVVREVEYVpocm9r?=
 =?utf-8?B?RVlEbzJVY21NK3RKWi92cThUQ1V5dUZpRkxzQjBJTm1zejUyU3ZRd0M3bWV2?=
 =?utf-8?B?bnRRN0ZJaTFycS9uZGZGRTU1YzNMWXcxRzRIVDVkVU1aUUJHTGNnWUwzakJ1?=
 =?utf-8?B?WXVqeGlTVlQ3YnEweFJQZDMvRXdCdWw0NUs1WWt0eVBXZjJoZER2bDl6dzNu?=
 =?utf-8?B?MnFRdmtOZE1PemVYVWZRN3ZmWEZaS2p3Uzl3UCtlaGwyMm4zRjJnditJbVhQ?=
 =?utf-8?B?ZnhKY0pVck1wTXBoaFVRblhHQmNFaTVYZ2hpTktjTVNSZk9QWHgyb084L2JZ?=
 =?utf-8?B?VTBucjJrNDVZNUFvRnJrUGFyS044Tm9hUlMvYitUZ1MremFjV1V0cWFMQjhS?=
 =?utf-8?B?aVZoaGpSeW9LczJkdXpQTU12cDJ2N2V5WW9xQXpuTlkyOTFyZWQ1ai8yblBh?=
 =?utf-8?B?a2ZibkVCZDE4aDBNNStlOGRxajEyQm5LSU9QNjhJRmdoU0dLMlJrTG9CVHRK?=
 =?utf-8?B?bUtvdkNHSnl1RnNNeUlvNDN0cEw5eXA0aWxlOHBFbmVXTnFxSG00dE5wdWll?=
 =?utf-8?Q?Xf00fZl6KnRHO2NlrlK12fWls?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: bcd93de1-41e3-4303-6dca-08dc5fc148aa
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Apr 2024 16:04:53.3528
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: ZMmBmVZrchFIu7Z9PiqTblHGDriUzXijO9LsnDpDDck8MvI/CCVkgrLxMqbnlOR1WfZGhN7UEaeksDq+zKqNLQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS1PR04MB9405

From: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>

Add "code" and "routing" into struct dw_pcie_ob_atu_cfg for triggering
INTx IRQs by iATU in the PCIe endpoint mode in near the future.
PCIE_ATU_INHIBIT_PAYLOAD is set to issue TLP type of Msg instead of
MsgD. So, this implementation supports the data-less messages only
for now.

Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Reviewed-by: Serge Semin <fancer.lancer@gmail.com>
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 drivers/pci/controller/dwc/pcie-designware.c | 9 +++++++--
 drivers/pci/controller/dwc/pcie-designware.h | 4 ++++
 2 files changed, 11 insertions(+), 2 deletions(-)

diff --git a/drivers/pci/controller/dwc/pcie-designware.c b/drivers/pci/controller/dwc/pcie-designware.c
index df2575ec5f44c..ba909fade9db1 100644
--- a/drivers/pci/controller/dwc/pcie-designware.c
+++ b/drivers/pci/controller/dwc/pcie-designware.c
@@ -499,7 +499,7 @@ int dw_pcie_prog_outbound_atu(struct dw_pcie *pci,
 	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_UPPER_TARGET,
 			      upper_32_bits(atu->pci_addr));
 
-	val = atu->type | PCIE_ATU_FUNC_NUM(atu->func_no);
+	val = atu->type | atu->routing | PCIE_ATU_FUNC_NUM(atu->func_no);
 	if (upper_32_bits(limit_addr) > upper_32_bits(cpu_addr) &&
 	    dw_pcie_ver_is_ge(pci, 460A))
 		val |= PCIE_ATU_INCREASE_REGION_SIZE;
@@ -507,7 +507,12 @@ int dw_pcie_prog_outbound_atu(struct dw_pcie *pci,
 		val = dw_pcie_enable_ecrc(val);
 	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL1, val);
 
-	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL2, PCIE_ATU_ENABLE);
+	val = PCIE_ATU_ENABLE;
+	if (atu->type == PCIE_ATU_TYPE_MSG) {
+		/* The data-less messages only for now */
+		val |= PCIE_ATU_INHIBIT_PAYLOAD | atu->code;
+	}
+	dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_REGION_CTRL2, val);
 
 	/*
 	 * Make sure ATU enable takes effect before any subsequent config
diff --git a/drivers/pci/controller/dwc/pcie-designware.h b/drivers/pci/controller/dwc/pcie-designware.h
index d21db82e586d5..703b50bc5e0f1 100644
--- a/drivers/pci/controller/dwc/pcie-designware.h
+++ b/drivers/pci/controller/dwc/pcie-designware.h
@@ -148,11 +148,13 @@
 #define PCIE_ATU_TYPE_IO		0x2
 #define PCIE_ATU_TYPE_CFG0		0x4
 #define PCIE_ATU_TYPE_CFG1		0x5
+#define PCIE_ATU_TYPE_MSG		0x10
 #define PCIE_ATU_TD			BIT(8)
 #define PCIE_ATU_FUNC_NUM(pf)           ((pf) << 20)
 #define PCIE_ATU_REGION_CTRL2		0x004
 #define PCIE_ATU_ENABLE			BIT(31)
 #define PCIE_ATU_BAR_MODE_ENABLE	BIT(30)
+#define PCIE_ATU_INHIBIT_PAYLOAD	BIT(22)
 #define PCIE_ATU_FUNC_NUM_MATCH_EN      BIT(19)
 #define PCIE_ATU_LOWER_BASE		0x008
 #define PCIE_ATU_UPPER_BASE		0x00C
@@ -303,6 +305,8 @@ struct dw_pcie_ob_atu_cfg {
 	int index;
 	int type;
 	u8 func_no;
+	u8 code;
+	u8 routing;
 	u64 cpu_addr;
 	u64 pci_addr;
 	u64 size;

-- 
2.34.1