Received: by 2002:ab2:6203:0:b0:1f5:f2ab:c469 with SMTP id o3csp2084628lqt; Mon, 22 Apr 2024 00:21:43 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCUwlvUAZpYq4fSJpEq7kFr/gPC/Ldym8+2CqDVrqdp8qvIMQgqcSTE6D5KwDRFRbACvfEPqb0351Eycsxg9IzVW/WKlcDx6nDh8qsicWw== X-Google-Smtp-Source: AGHT+IEM3EiF19Q+3QhPBCFFzZPU5eSZVxLJa23PpT7YkM4gAqU54pOoH6pk9srRkguMQ9D4sFAs X-Received: by 2002:a50:9f87:0:b0:56b:d013:a67e with SMTP id c7-20020a509f87000000b0056bd013a67emr9627387edf.18.1713770502946; Mon, 22 Apr 2024 00:21:42 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1713770502; cv=pass; d=google.com; s=arc-20160816; b=HREqcPCkCcikeB2eLDbd61noS0S9IHF7NFWYZfb0cYQejCG6fb9ZFegi06kkbtE9/U uukc7lW4OHHUB1+nv97rvyxJT9Cn88em/3rlsz0xkk8PMGS4Lkjp2njbj+xgnZeqlWDE yswNeCsbnZNoN+t4NDI/jWpZB5BDyU6QEfLhCYZHQemibaIhztlU4zqIROFlZcibAX+n LK28MCNCMmnsanWBF0SiJREjAoSpA2FnpcQQj7qLijX1Lvkqzg13v0COTuamC7i889Im x8uJfJ3tadQWViSY4HcWCz3WNfWcqOyHRoAnt0+XFBKbLr9pjHoNdfvVt/i4R6WipOPz UgrA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=reply-to:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:subject:date:from:dkim-signature; bh=JJ2J40jA1KN0cspCubPzHwkddc78J0xLaRi01c02sNs=; fh=U0oULSI5toQXwr8Cib1iIAF99txW9ytx8nrc+ZkpqGc=; b=ahWrC3mURuiu1qQ/663ld7zsCa/mgBhff/8gsCdZojZXSOIRn1I+gfZXiJM+2/iMnn jCMZmieW07rpCT0Wx/oepblbKiZIromlxq0+yBPCGJTnoetLmYnJsDjafli0T08hen0S ULiQSwOKsh+Ih2XUSMhuOTWwRBk5MdEklYvn1hBYPnL7WnQt33sPOGS5R0u0adD50u92 ugIqGwgvjeIlRRbj5ivvCYZOMbtiGM9FpTuqCDSU/Z9ruMKQDji3B949Dvmp8SSjR2B1 1Mg6cCSgyM3PBylmKe87DiaqJ3qnh8/yUdsnprdEnjGYm5SeA/rDapCPUALEz/68jnMI QnGQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=gp5i4Wjb; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-152856-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-152856-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [2604:1380:4601:e00::3]) by mx.google.com with ESMTPS id r4-20020a50aac4000000b0056e48c806besi5454102edc.619.2024.04.22.00.21.42 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 22 Apr 2024 00:21:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-152856-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=gp5i4Wjb; arc=pass (i=1 dkim=pass dkdomain=kernel.org); spf=pass (google.com: domain of linux-kernel+bounces-152856-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) smtp.mailfrom="linux-kernel+bounces-152856-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id AA47F1F22382 for ; Mon, 22 Apr 2024 07:21:42 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 4ECB85FDD2; Mon, 22 Apr 2024 07:15:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="gp5i4Wjb" Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8BE884F60D; Mon, 22 Apr 2024 07:15:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713770131; cv=none; b=rwdJPdSe1AAmry+0Xr4Hk5pJvDSC2MqGqW66LeefSrAVB/nZoQb/IyTUXaVOdABp378ELmHblEfD7txFhLpA1dpTZm0Jq5i1bKKJG58KsR9MC/76WHsPNLG5vGx9uKWYfajLMSSt7Qk+2MfTSCoDC0FU5HZlj144Y1re+hwMZSA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713770131; c=relaxed/simple; bh=cg3WzltntgM9sJaif7yixpNGnhWKABN+vYsiEpkpVJs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=ZF1z/LQh1xJWtIPXNziJJv37NeML3Yhagd1ftGRjuj8sj0NDJubhM6NUaKPQodCX7zb3wpkaldqJcoy5FceZv5+CycLp6pa9LXh7L3qglLkJ3S/robWl4H+9n49vO6iuuHkGldPsbsgcIoAmyMQgSw/FnJQf6D3mCSXkFsawXhs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=gp5i4Wjb; arc=none smtp.client-ip=10.30.226.201 Received: by smtp.kernel.org (Postfix) with ESMTPS id 6B10DC3277B; Mon, 22 Apr 2024 07:15:31 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1713770131; bh=cg3WzltntgM9sJaif7yixpNGnhWKABN+vYsiEpkpVJs=; h=From:Date:Subject:References:In-Reply-To:To:Cc:Reply-To:From; b=gp5i4WjbIb/VLanMYMuvzox2mfHc+rqg2JLUGYzBW3vM8FOOZSjpaEPCRZj54LfrN NeOqrI8oDN2FR8AbX9uNdTv9jygAqNYOcy8tdni3vhwQXP7AkmacEwxBhspFC7W3jL 8ijXWOmfBtcpiEEqBMj4/6Sik7rNnSku6YumbSFxjTMnE+1EQ2wDojf2Es4v6FJBqw Y8NdbOpEcE6kPJO6Ep7fc/rxM1fBDWkv2xIJ3GAvlmR6ZhPBjJ5oa7ge/IcyN7POPN lDPuwRI0eQG2aiUx4iBY2xhp8uTPuNwbJOplNUlDHld+TGx554eA7A8Dq3l4bXCo6L kYAjJdInQhL3w== Received: from aws-us-west-2-korg-lkml-1.web.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.lore.kernel.org (Postfix) with ESMTP id 608C2C4345F; Mon, 22 Apr 2024 07:15:31 +0000 (UTC) From: =?utf-8?q?Ar=C4=B1n=C3=A7_=C3=9CNAL_via_B4_Relay?= Date: Mon, 22 Apr 2024 10:15:22 +0300 Subject: [PATCH net-next v2 15/15] net: dsa: mt7530: explain exposing MDIO bus of MT7531AE better Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Message-Id: <20240422-for-netnext-mt7530-improvements-4-v2-15-a75157ba76ad@arinc9.com> References: <20240422-for-netnext-mt7530-improvements-4-v2-0-a75157ba76ad@arinc9.com> In-Reply-To: <20240422-for-netnext-mt7530-improvements-4-v2-0-a75157ba76ad@arinc9.com> To: Daniel Golle , DENG Qingfang , Sean Wang , Andrew Lunn , Florian Fainelli , Vladimir Oltean , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Matthias Brugger , AngeloGioacchino Del Regno , Russell King Cc: Bartel Eerdekens , mithat.guner@xeront.com, erkin.bozoglu@xeront.com, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, =?utf-8?q?Ar=C4=B1n=C3=A7_=C3=9CNAL?= X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1713770127; l=1109; i=arinc.unal@arinc9.com; s=arinc9-Xeront; h=from:subject:message-id; bh=vLvtlbHMBxKy/N+5hO2kjs9XkvkZFD7LvDK5jmVwOt0=; b=rrMcStwgZhwRYkv1smaK4/6fyCCBXYnzMSeDeY5COCE0JpnpNyuwBmAa+EH2zLbVYygTr8jEZ xmxYYbP6SFjBC2xJ1TKMAKURIjla8Ln7p8UXbk0E9eIB0v4YTX21ANp X-Developer-Key: i=arinc.unal@arinc9.com; a=ed25519; pk=z49tLn29CyiL4uwBTrqH9HO1Wu3sZIuRp4DaLZvtP9M= X-Endpoint-Received: by B4 Relay for arinc.unal@arinc9.com/arinc9-Xeront with auth_id=137 X-Original-From: =?utf-8?q?Ar=C4=B1n=C3=A7_=C3=9CNAL?= Reply-To: arinc.unal@arinc9.com From: Arınç ÜNAL Unlike MT7531BE, the GPIO 6-12 pins are not used for RGMII on MT7531AE. Therefore, the GPIO 11-12 pins are set to function as MDC and MDIO to expose the MDIO bus of the switch. Replace the comment with a better explanation. Signed-off-by: Arınç ÜNAL --- drivers/net/dsa/mt7530.c | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-) diff --git a/drivers/net/dsa/mt7530.c b/drivers/net/dsa/mt7530.c index 1f6cd24de4b7..2b9f904a98f0 100644 --- a/drivers/net/dsa/mt7530.c +++ b/drivers/net/dsa/mt7530.c @@ -2635,7 +2635,10 @@ mt7531_setup(struct dsa_switch *ds) if (!priv->p5_sgmii) { mt7531_pll_setup(priv); } else { - /* Let ds->user_mii_bus be able to access external phy. */ + /* Unlike MT7531BE, the GPIO 6-12 pins are not used for RGMII on + * MT7531AE. Set the GPIO 11-12 pins to function as MDC and MDIO + * to expose the MDIO bus of the switch. + */ mt7530_rmw(priv, MT7531_GPIO_MODE1, MT7531_GPIO11_RG_RXD2_MASK, MT7531_EXT_P_MDC_11); mt7530_rmw(priv, MT7531_GPIO_MODE1, MT7531_GPIO12_RG_RXD3_MASK, -- 2.40.1