Received-SPF: pass (google.com: domain of linux-kernel+bounces-153945-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
From: Frank Li <Frank.Li@nxp.com>
Date: Mon, 22 Apr 2024 15:50:06 -0400
Subject: [PATCH v3 04/10] arm64: dts: imx8x: add cm41 subsystem dtsi
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240422-dts_8qm_audio-v3-4-680cee731ced@nxp.com>
References: <20240422-dts_8qm_audio-v3-0-680cee731ced@nxp.com>
In-Reply-To: <20240422-dts_8qm_audio-v3-0-680cee731ced@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?cm9UQVZBNXNjclZpVzVZdndxd0hhRmpzdUJnOHNtQUN4MmtSSFJuS2xZSzFs?=
 =?utf-8?B?Zzk2MFNKK3NzUEdiSHJtdmpzWTZtU29lajV6WEM5dkpnRmNUOFpXdFRrcWJY?=
 =?utf-8?B?N1lHSE5oN0VvcnVLQlBmZWlqbkpqTUpTRzFQWjNxYUlNb2taMjZydUtaSC9T?=
 =?utf-8?B?Q0ovQXpEWmttUCtNQjJBRmVjakRXRGdnVlUybkxqOUtjY3ZmOEFIcWwvNTVw?=
 =?utf-8?B?ajBJM0J0S1htc3d6S2k5UHlEbnJDMkh1R2FLNW5aMHo4ODhXNVA3eUM0MFdB?=
 =?utf-8?B?QURtTVFsT25JbFhNbWc1RUFuWit3NzVvYWFOLzhjdDNjMDNsdmxIYkRWS1V4?=
 =?utf-8?B?dStoREEyeXZZL3FqNGFEbzh2dDY1U0lSd2g0MURjMnJLakhHdXFOcFYxRzl2?=
 =?utf-8?B?bGwvSkhJZWg1NXNLc21wQnl4Ulo2Rm5XVmZ6bzZ4N1U3WXZ4K2o1NzJrSHVB?=
 =?utf-8?B?d0JGQmJBN0plUlR5R0JsQjlYUi9oRkdVVk4wOWE4U3QweU5RSlZ3VzR5VHhO?=
 =?utf-8?B?REoyVnlRNkk1VktOQzQyUDNyejJMSHpncFI1bVNDcXJKMzQ4aEYrOFNyYXVR?=
 =?utf-8?B?dTRWdGUzdE1BVlJFNVU0ZFhxc2ZwKzlwbE0yeHFnbUcrWUtWdU9oeUUvZWxw?=
 =?utf-8?B?SGwzQjM0VjdGTnYyd3d1RWpTSEZTZkxDbmJaWUJnbVdUQWdMNk90bUdxUmpn?=
 =?utf-8?B?dW9jSmh5eExZaXIwWXV1akk4UlBYMXc4Z1FVNlJFRDJSZXd1OGxrN1Y2K2Vk?=
 =?utf-8?B?RWNhcVRDY3JJalo4Qm1DOWZFKzM0bUVQZHlnZDlaTGhoYkpNTDd2ZTliaGdH?=
 =?utf-8?B?YkVjOXl5b3k5VUlESjFjM0ZIb1hndG5wT28wczBQSGhtWWRJTEFzaXFHTyt4?=
 =?utf-8?B?SzM2NXhLQWNvN3FGakJUR3RPSlIrRllBZGo3QmlKQTBPMmk0WHRqN0kwWlZv?=
 =?utf-8?B?b3UxR09Zc2IvZEUwL2JraUE4SGl2bk5Gb2hCcVQ1bWE4SzhFUjNuZGJ6b0JR?=
 =?utf-8?B?dlIzZGNuOEpsRGEyUm9nREIyTzY4TWRZcnZqU2U2TjluM1hlSzZOUC9EYVF1?=
 =?utf-8?B?Zi94M0NQZnh2TXJ3UjFyZ0o0TGdibjBOVFJqelE4TitrMTRETUlmS1cwZm8w?=
 =?utf-8?B?cXp4THV2YURudHFwWGdCL1ZvMDYvVHpJeE9SZFpUeHQ2Y0dybnFTU1didzU3?=
 =?utf-8?B?US81OEliYXNNd0c4UHkyeENLR24vRjBaem8ybkpFM1FKSTZwRGZrQlVFMlM1?=
 =?utf-8?B?ajUvK3A1c2dGV3ErMWdrQklmQmo3ei9UNWJEd0kwMTR2M2lUQW9xMUVBTXdM?=
 =?utf-8?B?OHlZbzE1bmtmdjlzSGk3QmVxZFlTazkzV2RqbHpHamd6c0hZb3BITjRPcSs4?=
 =?utf-8?B?R2NNaTlsYUFjUFhyOEZZNFh0Q2JQOU1CTCtlcVZNS3RoVzJmYlBHdkIraEUx?=
 =?utf-8?B?OFpveE9RZ09VUFRMMFUxZEFYNS9RdjRHVTVmbW9ueUVSK015VTdrS2pMVkJ4?=
 =?utf-8?B?STFVSUsvaGZaK3NvNmJEQmp4L3YzaFQ2WFErM1FOclVjRU9iOWpQYVFxSXh3?=
 =?utf-8?B?Ylc2WFpvd0lNSjZLdE00Y0kzY0ltdXg3ajZqSXFWeEhrclFaa3RNdFRxOXdz?=
 =?utf-8?B?STBEV0VvR1FXMXgxTDRQbXdpL1UvS2NnQVpDTW1LQTlrNDJhMGhXampUN2M2?=
 =?utf-8?B?RHRwQk9neG45ZVhmdXFUK0s1Uko4bklmNXBucmZaR0svZVdCY1RIRVZTUXRo?=
 =?utf-8?B?VXZaRlJGVFlHL0tiU3BxKzFRbWtjQmJFeEpPQURYeGhEODFzQUtCNVRlV3Bw?=
 =?utf-8?B?SE1FSmhvSkhoY1REcVM1d2FCSWxHSDRmSU56T3JrUVczRUhmQmJqREt6bFRz?=
 =?utf-8?B?SXAvOEtqMWZrKzcvWVVPMmh0R1BRTWRPeHNvQW9XdWZZRWNtNnlabEhMWVNs?=
 =?utf-8?B?NXN1SEFBL3dRNGU4Wmg1eCtCdFZ0R2NaSTFQWFV1SXo5VGFyWmw4ZXI1dDNh?=
 =?utf-8?B?czQxaWVhMW9yOEtFNzVYL2lmWW93R1BKR3FpM2NYckVtS3RsVld0M1dMc3p2?=
 =?utf-8?B?WGNWd2NkVElEUm5nR0hJVXBYalNNa0hMYmN5SDYvVFYrUFI5SnltM3VuMkxI?=
 =?utf-8?Q?melf5Tc+kkArsGDkE0mqG/d1W?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 32937879-f8d7-4b28-fa8c-08dc63057307
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Apr 2024 19:50:23.6317
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: /+C1eF6bY+k8MqJza22wDe6DDIxs1+g/DTloSIUht4TWTeaLUy0PY+iuYvV3fMpp0HEZfnQSjB3F3QnU8QAOWw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: GVXPR04MB9734

Add cm41 subsystem dtsi for iMX8X chips.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8-ss-cm41.dtsi | 68 +++++++++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8qm.dtsi       |  1 +
 2 files changed, 69 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-cm41.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-cm41.dtsi
new file mode 100644
index 0000000000000..d715f2a6b0378
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-cm41.dtsi
@@ -0,0 +1,68 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2024 NXP
+ *	Dong Aisheng <aisheng.dong@nxp.com>
+ */
+
+#include <dt-bindings/firmware/imx/rsrc.h>
+#include <dt-bindings/clock/imx8-lpcg.h>
+
+cm41_ipg_clk: clock-cm41-ipg {
+	compatible = "fixed-clock";
+	#clock-cells = <0>;
+	clock-frequency = <132000000>;
+	clock-output-names = "cm41_ipg_clk";
+};
+
+cm41_subsys: bus@38000000 {
+	compatible = "simple-bus";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges = <0x38000000 0x0 0x38000000 0x4000000>;
+	interrupt-parent = <&cm41_intmux>;
+
+	cm41_i2c: i2c@3b230000 {
+		compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
+		reg = <0x3b230000 0x1000>;
+		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cm41_i2c_lpcg IMX_LPCG_CLK_0>,
+			 <&cm41_i2c_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_M4_1_I2C IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_M4_1_I2C>;
+		status = "disabled";
+	};
+
+	cm41_intmux: intmux@3b400000 {
+		compatible = "fsl,imx-intmux";
+		reg = <0x3b400000 0x1000>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+		clocks = <&cm41_ipg_clk>;
+		clock-names = "ipg";
+		power-domains = <&pd IMX_SC_R_M4_1_INTMUX>;
+		status = "disabled";
+	};
+
+	cm41_i2c_lpcg: clock-controller@3b630000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x3b630000 0x1000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_M4_1_I2C IMX_SC_PM_CLK_PER>,
+			 <&cm41_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "cm41_lpcg_i2c_clk",
+				     "cm41_lpcg_i2c_ipg_clk";
+		power-domains = <&pd IMX_SC_R_M4_1_I2C>;
+	};
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
index da49d4bad32ee..96a940c6046d8 100644
--- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
@@ -546,6 +546,7 @@ clk_hdmi_rx_mclk: clock-hdmi-rx-mclk {
 	};
 
 	/* sorted in register address */
+	#include "imx8-ss-cm41.dtsi"
 	#include "imx8-ss-audio.dtsi"
 	#include "imx8-ss-vpu.dtsi"
 	#include "imx8-ss-img.dtsi"

-- 
2.34.1