Received: by 2002:ab2:6203:0:b0:1f5:f2ab:c469 with SMTP id o3csp2913233lqt; Tue, 23 Apr 2024 05:43:49 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCUhQ/n3kYypgarfC5+RTfovdU0eR1sb+EoSqxVPia/R57XTylUrvXRbT+D2dzzy+otFBhE/YOd/PvG1QxWEcNvTnT25nIiWf3i+75tn6Q== X-Google-Smtp-Source: AGHT+IFZ9RMFWfsBDXsHu+WX3pKc2np+TneoZa19mEKDZkFhiLh6Pny9CKVcTrVeRfxvflhn64a6 X-Received: by 2002:a05:6a21:3e0d:b0:1a9:b207:d228 with SMTP id bk13-20020a056a213e0d00b001a9b207d228mr14045239pzc.38.1713876229155; Tue, 23 Apr 2024 05:43:49 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1713876229; cv=pass; d=google.com; s=arc-20160816; b=zl3nkDmfMlxqoUc2mRPm3mxD8c4OrxSleP7h2Xqvq/hmQz86RPyyg2lzIx2c8xfZoo xU7Nndlsw3X0ykTWHbLx1HvUqqVPayHYwWcPx6owexjoRME6w2Mxkw7HJxa0JEWG049T irBejxIuSdeG34lIvTWGe27mgYaAgvmCLvDF5OKecz1N77Fb66pZKkLSTLGdeK7mn/Jy DzNjv6bmS2ZbMB/cQL7VaSiQcyzKCzU2OH1qh00K8jcG/nkEG64umitbXnvPnSvFpUwR qtfF0WLqb7NZ6d3wrnLGv5ulCyZ67nOrC4wv4qdJAsuq19aHVm8H8vYoHoYGW1RMtDxw BwXA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-language:content-transfer-encoding:in-reply-to:mime-version :list-unsubscribe:list-subscribe:list-id:precedence:user-agent:date :message-id:from:references:cc:to:subject; bh=T+fkJ++FeuJUr5n3pipd92HYX8gRLoB8LOweGVHBIRg=; fh=vNHuFLMnTMdq5DsB7ktkZNtkaDxqv0s+y6qf/ltRyBc=; b=opN0Ajo8QYQy0a1eXeUr0t7pDmRawRBqsbCbP++J6Mct6IseOPH9kVVK1Il/cE4Z/y VqCtbmke+V7JLbqNAh7nYtfs9YjwelhsEvHbGk1+kAVdqNrGvXs1PyV8SYAXaVyYakyb U7yiT6s/Iu7DEdtsB6moiw3Ne3w/Bh354nuvtb7pALS9bILZA0dKRI/IHfOLI6Va3yIL zLN2YQoooej4rtpl9bkkTm3rFhBEsVVlOCN0ZaEyn/WX1MgeYO0RIPO2Gm5AU4Y3ZDeM jVCLO8YARqh2Zqw19mIUhwB+jf47Xpx4J8U/Fz4ER/CPPY6F6R+0n8oxTSW3hHkrQS9G QLIA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1 spf=pass spfdomain=loongson.cn); spf=pass (google.com: domain of linux-kernel+bounces-155193-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-155193-linux.lists.archive=gmail.com@vger.kernel.org" Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id gp6-20020a056a003b8600b006ed03fd6ea8si9406999pfb.140.2024.04.23.05.43.48 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 Apr 2024 05:43:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-155193-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; arc=pass (i=1 spf=pass spfdomain=loongson.cn); spf=pass (google.com: domain of linux-kernel+bounces-155193-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-155193-linux.lists.archive=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id B4835286240 for ; Tue, 23 Apr 2024 12:42:49 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 6C0CD8615C; Tue, 23 Apr 2024 12:41:37 +0000 (UTC) Received: from mail.loongson.cn (mail.loongson.cn [114.242.206.163]) by smtp.subspace.kernel.org (Postfix) with ESMTP id AFD6D7E765 for ; Tue, 23 Apr 2024 12:41:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=114.242.206.163 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713876096; cv=none; b=PuEwD+V1/Ed6BBhIWGkGT/QhVvANRu0nrNIrMDt608uOV0EdybE5InUWx6Hy4IUaljdEpKpVAmRW+dtjdi0SCTGBvkZjJCX22lkKks8DuJ0NYNuvM6f9UI8k0yjL/6TS5Rrzv8YePfYauqSvRyXU83xBQUHljUN9ncIqZloevio= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1713876096; c=relaxed/simple; bh=MkbVgLMlEZhEsxHHk+AH6ea5/9fHusy31EjonczhDqc=; h=Subject:To:Cc:References:From:Message-ID:Date:MIME-Version: In-Reply-To:Content-Type; b=WI4GTp2JAKMcgWB/LruY8yPPvgumgXeZjY1pUHoHRrgm/Ym5qk3HU5oXosBcHoaRXZcUxURmiDK1x+9b2srjNhHCfbSi6sqpQVijmfjbxZUF3WF8G8Huojc4vYru0sHpeYB30dHNEDbKyTuOm9wDE4Awb98vfYVkrhv8LcCTEH8= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=loongson.cn; spf=pass smtp.mailfrom=loongson.cn; arc=none smtp.client-ip=114.242.206.163 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=loongson.cn Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=loongson.cn Received: from loongson.cn (unknown [10.20.42.239]) by gateway (Coremail) with SMTP id _____8Dx_+t5rCdm4mABAA--.7971S3; Tue, 23 Apr 2024 20:41:29 +0800 (CST) Received: from [10.20.42.239] (unknown [10.20.42.239]) by localhost.localdomain (Coremail) with SMTP id AQAAf8Cxvdx2rCdmkFoCAA--.9947S3; Tue, 23 Apr 2024 20:41:28 +0800 (CST) Subject: Re: [PATCH v2] LoongArch: KVM: Add PMU support To: maobibo , linux-kernel@vger.kernel.org Cc: pbonzini@redhat.com, zhaotianrui@loongson.cn, chenhuacai@kernel.org, kernel@xen0n.name, loongarch@lists.linux.dev References: <20240417065236.500011-1-gaosong@loongson.cn> <3ea63623-5ce6-4256-3ae5-beb7555f3ac2@loongson.cn> From: gaosong Message-ID: <0c79e1d4-c3e2-0053-aaa0-fdea54a5a775@loongson.cn> Date: Tue, 23 Apr 2024 20:41:26 +0800 User-Agent: Mozilla/5.0 (X11; Linux loongarch64; rv:68.0) Gecko/20100101 Thunderbird/68.7.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 In-Reply-To: <3ea63623-5ce6-4256-3ae5-beb7555f3ac2@loongson.cn> Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Content-Language: en-US X-CM-TRANSID:AQAAf8Cxvdx2rCdmkFoCAA--.9947S3 X-CM-SenderInfo: 5jdr20tqj6z05rqj20fqof0/ X-Coremail-Antispam: 1Uk129KBj9fXoW3ZrWfWryxCr1fJr4DAFW8AFc_yoW8Aw4xuo WUKF1fJry5Jw4jgr1UJr1UtFy3Xr1UGwsFyr1UGryxJr1xJF15W3y8GrW5t3y7XrykGr17 C3WUJ3y0yFyUAr15l-sFpf9Il3svdjkaLaAFLSUrUUUUbb8apTn2vfkv8UJUUUU8wcxFpf 9Il3svdxBIdaVrn0xqx4xG64xvF2IEw4CE5I8CrVC2j2Jv73VFW2AGmfu7bjvjm3AaLaJ3 UjIYCTnIWjp_UUUY47kC6x804xWl14x267AKxVWUJVW8JwAFc2x0x2IEx4CE42xK8VAvwI 8IcIk0rVWrJVCq3wAFIxvE14AKwVWUXVWUAwA2ocxC64kIII0Yj41l84x0c7CEw4AK67xG Y2AK021l84ACjcxK6xIIjxv20xvE14v26r1j6r1xM28EF7xvwVC0I7IYx2IY6xkF7I0E14 v26r1j6r4UM28EF7xvwVC2z280aVAFwI0_Gr1j6F4UJwA2z4x0Y4vEx4A2jsIEc7CjxVAF wI0_Cr1j6rxdM2AIxVAIcxkEcVAq07x20xvEncxIr21l57IF6xkI12xvs2x26I8E6xACxx 1l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1Y6r17McIj6I8E87Iv 67AKxVWUJVW8JwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr41lc7I2V7IY0VAS07 AlzVAYIcxG8wCF04k20xvY0x0EwIxGrwCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02 F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_JF0_Jw 1lIxkGc2Ij64vIr41lIxAIcVC0I7IYx2IY67AKxVWUJVWUCwCI42IY6xIIjxv20xvEc7Cj xVAFwI0_Jr0_Gr1lIxAIcVCF04k26cxKx2IYs7xG6r1j6r1xMIIF0xvEx4A2jsIE14v26r 1j6r4UMIIF0xvEx4A2jsIEc7CjxVAFwI0_Jr0_GrUvcSsGvfC2KfnxnUUI43ZEXa7IU8zw Z7UUUUU== 在 2024/4/22 上午10:37, maobibo 写道: > > > On 2024/4/17 下午2:52, Song Gao wrote: >> On LoongArch, the host and guest have their own PMU CSRs registers >> and they share PMU hardware resources. A set of PMU CSRs consists of >> a CTRL register and a CNTR register. We can set which PMU CSRs are used >> by the guest by writing to the GCFG register [24: 26] bits. > There are some problems with this method. > 1. perf core also register task switch callback, the function name is > perf_event_task_sched_in() , and it is called before kvm task switch > callback fire_sched_in_preempt_notifiers(). > > 2. perf core will access pmu hw in tick timer/hrtimer/ipi function call, > such as function perf_event_task_tick() is called in tick timer, there > are  event_function_call(event, __perf_event_xxx, &value) in  file > kernel/events/core.c. > How about putting kvm_lose_pmu() in kvm_handler_exit()? That would avoid these problems. Thanks. Song Gao > Maybe there need some modifications with perf core. > > Regards > Bibo Mao > >> >> On KVM side. we save the host PMU CSRs into structure kvm_context. >> If the host supports the PMU feature. When entering guest mode. >> we save the host PMU CSRs and restore the guest PMU CSRs. When exiting >> guest mode, we save the guest PMU CSRs and restore the host PMU CSRs. >> >> Signed-off-by: Song Gao >> >> v1->v2: >>    1. Add new vcpu->request flag KVM_REQ_PMU. If we use PMU, >> We need to set this flag; >>    2. Add kvm_check_pmu() to kvm_pre_enter_guest(); >>    3. On _kvm_setcsr(), after modifying the PMU CSR register value, >> if we use PMU, we need to set KVM_REQ_PMU. >> >> --- >>   arch/loongarch/include/asm/kvm_csr.h   |   5 + >>   arch/loongarch/include/asm/kvm_host.h  |  20 +++ >>   arch/loongarch/include/asm/loongarch.h |   1 + >>   arch/loongarch/kvm/exit.c              |   8 ++ >>   arch/loongarch/kvm/vcpu.c              | 185 ++++++++++++++++++++++++- >>   5 files changed, 217 insertions(+), 2 deletions(-) >> >> diff --git a/arch/loongarch/include/asm/kvm_csr.h >> b/arch/loongarch/include/asm/kvm_csr.h >> index 724ca8b7b401..289c3671ee25 100644 >> --- a/arch/loongarch/include/asm/kvm_csr.h >> +++ b/arch/loongarch/include/asm/kvm_csr.h >> @@ -208,4 +208,9 @@ static __always_inline void >> kvm_change_sw_gcsr(struct loongarch_csrs *csr, >>       csr->csrs[gid] |= val & _mask; >>   } >>   +#define KVM_PMU_EVENT_ENABLED    (CSR_PERFCTRL_PLV0 | \ >> +                    CSR_PERFCTRL_PLV1 |    \ >> +                    CSR_PERFCTRL_PLV2 |    \ >> +                    CSR_PERFCTRL_PLV3) >> + >>   #endif    /* __ASM_LOONGARCH_KVM_CSR_H__ */ >> diff --git a/arch/loongarch/include/asm/kvm_host.h >> b/arch/loongarch/include/asm/kvm_host.h >> index 2d62f7b0d377..e1d64e26e7cb 100644 >> --- a/arch/loongarch/include/asm/kvm_host.h >> +++ b/arch/loongarch/include/asm/kvm_host.h >> @@ -51,9 +51,14 @@ struct kvm_arch_memory_slot { >>       unsigned long flags; >>   }; >>   +#define KVM_REQ_PMU            KVM_ARCH_REQ(0) >> +#define HOST_MAX_PMNUM            16 >>   struct kvm_context { >>       unsigned long vpid_cache; >>       struct kvm_vcpu *last_vcpu; >> +    /* Save host pmu csr */ >> +    u64 perf_ctrl[HOST_MAX_PMNUM]; >> +    u64 perf_cntr[HOST_MAX_PMNUM]; >>   }; >>     struct kvm_world_switch { >> @@ -99,6 +104,8 @@ enum emulation_result { >>   #define KVM_LARCH_LASX        (0x1 << 2) >>   #define KVM_LARCH_SWCSR_LATEST    (0x1 << 3) >>   #define KVM_LARCH_HWCSR_USABLE    (0x1 << 4) >> +#define KVM_GUEST_PMU_ENABLE    (0x1 << 5) >> +#define KVM_GUEST_PMU_ACTIVE    (0x1 << 6) >>     struct kvm_vcpu_arch { >>       /* >> @@ -136,6 +143,9 @@ struct kvm_vcpu_arch { >>       /* CSR state */ >>       struct loongarch_csrs *csr; >>   +    /* Guest max PMU CSR id */ >> +    int max_pmu_csrid; >> + >>       /* GPR used as IO source/target */ >>       u32 io_gpr; >>   @@ -195,6 +205,16 @@ static inline bool kvm_guest_has_lasx(struct >> kvm_vcpu_arch *arch) >>       return arch->cpucfg[2] & CPUCFG2_LASX; >>   } >>   +static inline bool kvm_guest_has_pmu(struct kvm_vcpu_arch *arch) >> +{ >> +    return arch->cpucfg[LOONGARCH_CPUCFG6] & CPUCFG6_PMP; >> +} >> + >> +static inline int kvm_get_pmu_num(struct kvm_vcpu_arch *arch) >> +{ >> +    return (arch->cpucfg[LOONGARCH_CPUCFG6] & CPUCFG6_PMNUM) >> >> CPUCFG6_PMNUM_SHIFT; >> +} >> + >>   /* Debug: dump vcpu state */ >>   int kvm_arch_vcpu_dump_regs(struct kvm_vcpu *vcpu); >>   diff --git a/arch/loongarch/include/asm/loongarch.h >> b/arch/loongarch/include/asm/loongarch.h >> index 46366e783c84..644380b6ebec 100644 >> --- a/arch/loongarch/include/asm/loongarch.h >> +++ b/arch/loongarch/include/asm/loongarch.h >> @@ -119,6 +119,7 @@ >>   #define  CPUCFG6_PMP            BIT(0) >>   #define  CPUCFG6_PAMVER            GENMASK(3, 1) >>   #define  CPUCFG6_PMNUM            GENMASK(7, 4) >> +#define  CPUCFG6_PMNUM_SHIFT        4 >>   #define  CPUCFG6_PMBITS            GENMASK(13, 8) >>   #define  CPUCFG6_UPM            BIT(14) >>   diff --git a/arch/loongarch/kvm/exit.c b/arch/loongarch/kvm/exit.c >> index ed1d89d53e2e..636cd1500135 100644 >> --- a/arch/loongarch/kvm/exit.c >> +++ b/arch/loongarch/kvm/exit.c >> @@ -83,6 +83,14 @@ static int kvm_handle_csr(struct kvm_vcpu *vcpu, >> larch_inst inst) >>       rj = inst.reg2csr_format.rj; >>       csrid = inst.reg2csr_format.csr; >>   +    if (csrid >= LOONGARCH_CSR_PERFCTRL0 && csrid <= >> vcpu->arch.max_pmu_csrid) { >> +        if (kvm_guest_has_pmu(&vcpu->arch)) { >> +            vcpu->arch.pc -= 4; >> +            kvm_make_request(KVM_REQ_PMU, vcpu); >> +            return EMULATE_DONE; >> +        } >> +    } >> + >>       /* Process CSR ops */ >>       switch (rj) { >>       case 0: /* process csrrd */ >> diff --git a/arch/loongarch/kvm/vcpu.c b/arch/loongarch/kvm/vcpu.c >> index 3a8779065f73..daef2498ad48 100644 >> --- a/arch/loongarch/kvm/vcpu.c >> +++ b/arch/loongarch/kvm/vcpu.c >> @@ -30,6 +30,144 @@ const struct kvm_stats_header >> kvm_vcpu_stats_header = { >>                  sizeof(kvm_vcpu_stats_desc), >>   }; >>   +static inline void kvm_save_host_pmu(struct kvm_vcpu *vcpu) >> +{ >> +    struct kvm_context *context; >> + >> +    context = this_cpu_ptr(vcpu->kvm->arch.vmcs); >> +    context->perf_ctrl[0] = read_csr_perfctrl0(); >> +    context->perf_cntr[0] = read_csr_perfcntr0(); >> +    context->perf_ctrl[1] = read_csr_perfctrl1(); >> +    context->perf_cntr[1] = read_csr_perfcntr1(); >> +    context->perf_ctrl[2] = read_csr_perfctrl2(); >> +    context->perf_cntr[2] = read_csr_perfcntr2(); >> +    context->perf_ctrl[3] = read_csr_perfctrl3(); >> +    context->perf_cntr[3] = read_csr_perfcntr3(); >> +} >> + >> +static inline void kvm_restore_host_pmu(struct kvm_vcpu *vcpu) >> +{ >> +    struct kvm_context *context; >> + >> +    context = this_cpu_ptr(vcpu->kvm->arch.vmcs); >> +    write_csr_perfctrl0(context->perf_ctrl[0]); >> +    write_csr_perfcntr0(context->perf_cntr[0]); >> +    write_csr_perfctrl1(context->perf_ctrl[1]); >> +    write_csr_perfcntr1(context->perf_cntr[1]); >> +    write_csr_perfctrl2(context->perf_ctrl[2]); >> +    write_csr_perfcntr2(context->perf_cntr[2]); >> +    write_csr_perfctrl3(context->perf_ctrl[3]); >> +    write_csr_perfcntr3(context->perf_cntr[3]); >> +} >> + >> + >> +static inline void kvm_save_guest_pmu(struct kvm_vcpu *vcpu) >> +{ >> +    struct loongarch_csrs *csr = vcpu->arch.csr; >> + >> +    kvm_save_hw_gcsr(csr, LOONGARCH_CSR_PERFCTRL0); >> +    kvm_save_hw_gcsr(csr, LOONGARCH_CSR_PERFCNTR0); >> +    kvm_save_hw_gcsr(csr, LOONGARCH_CSR_PERFCTRL1); >> +    kvm_save_hw_gcsr(csr, LOONGARCH_CSR_PERFCNTR1); >> +    kvm_save_hw_gcsr(csr, LOONGARCH_CSR_PERFCTRL2); >> +    kvm_save_hw_gcsr(csr, LOONGARCH_CSR_PERFCNTR2); >> +    kvm_save_hw_gcsr(csr, LOONGARCH_CSR_PERFCTRL3); >> +    kvm_save_hw_gcsr(csr, LOONGARCH_CSR_PERFCNTR3); >> +    kvm_write_hw_gcsr(LOONGARCH_CSR_PERFCTRL0, 0); >> +    kvm_write_hw_gcsr(LOONGARCH_CSR_PERFCTRL1, 0); >> +    kvm_write_hw_gcsr(LOONGARCH_CSR_PERFCTRL2, 0); >> +    kvm_write_hw_gcsr(LOONGARCH_CSR_PERFCTRL3, 0); >> +} >> + >> +static inline void kvm_restore_guest_pmu(struct kvm_vcpu *vcpu) >> +{ >> +    struct loongarch_csrs *csr = vcpu->arch.csr; >> + >> +    kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_PERFCTRL0); >> +    kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_PERFCNTR0); >> +    kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_PERFCTRL1); >> +    kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_PERFCNTR1); >> +    kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_PERFCTRL2); >> +    kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_PERFCNTR2); >> +    kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_PERFCTRL3); >> +    kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_PERFCNTR3); >> +} >> + >> +static void kvm_lose_pmu(struct kvm_vcpu *vcpu) >> +{ >> +    unsigned long val; >> +    struct loongarch_csrs *csr = vcpu->arch.csr; >> + >> +    if (!(vcpu->arch.aux_inuse & KVM_GUEST_PMU_ENABLE)) >> +        return; >> +    if (!(vcpu->arch.aux_inuse & KVM_GUEST_PMU_ACTIVE)) >> +        return; >> + >> +    kvm_save_guest_pmu(vcpu); >> +    /* Disable pmu access from guest */ >> +    write_csr_gcfg(read_csr_gcfg() & ~CSR_GCFG_GPERF); >> + >> +    /* >> +     * Clear KVM_GUEST_PMU_ENABLE if the guest is not using PMU CSRs >> +     * when exiting the guest, so that the next time trap into the >> guest. >> +     * we don't need to deal with PMU CSRs contexts. >> +     */ >> +    val = kvm_read_sw_gcsr(csr, LOONGARCH_CSR_PERFCTRL0); >> +    val |= kvm_read_sw_gcsr(csr, LOONGARCH_CSR_PERFCTRL1); >> +    val |= kvm_read_sw_gcsr(csr, LOONGARCH_CSR_PERFCTRL2); >> +    val |= kvm_read_sw_gcsr(csr, LOONGARCH_CSR_PERFCTRL3); >> +    if (!(val & KVM_PMU_EVENT_ENABLED)) >> +        vcpu->arch.aux_inuse &= ~KVM_GUEST_PMU_ENABLE; >> +    kvm_restore_host_pmu(vcpu); >> + >> +    /* KVM_GUEST_PMU_ACTIVE needs to be cleared when exiting the >> guest */ >> +    vcpu->arch.aux_inuse &= ~KVM_GUEST_PMU_ACTIVE; >> +} >> + >> +static void kvm_own_pmu(struct kvm_vcpu *vcpu) >> +{ >> +    unsigned long val; >> + >> +    kvm_save_host_pmu(vcpu); >> +    /* Set PM0-PM(num) to guest */ >> +    val = read_csr_gcfg() & ~CSR_GCFG_GPERF; >> +    val |= (kvm_get_pmu_num(&vcpu->arch) + 1) << CSR_GCFG_GPERF_SHIFT; >> +    write_csr_gcfg(val); >> +    kvm_restore_guest_pmu(vcpu); >> +} >> + >> +static void kvm_restore_pmu(struct kvm_vcpu *vcpu) >> +{ >> +    if (!(vcpu->arch.aux_inuse & KVM_GUEST_PMU_ENABLE)) >> +        return; >> + >> +    kvm_make_request(KVM_REQ_PMU, vcpu); >> +} >> + >> +static void kvm_check_pmu(struct kvm_vcpu *vcpu) >> +{ >> +    if (!kvm_check_request(KVM_REQ_PMU, vcpu)) >> +        return; >> + >> +    kvm_own_pmu(vcpu); >> + >> +    /* >> +     * Set KVM_GUEST PMU_ENABLE and GUEST_PMU_ACTIVE >> +     * when guest has KVM_REQ_PMU request. >> +     */ >> +    vcpu->arch.aux_inuse |= KVM_GUEST_PMU_ENABLE; >> +    vcpu->arch.aux_inuse |= KVM_GUEST_PMU_ACTIVE; >> + >> +    /* >> +     * Save the PMU CSRs context when there is a host PMU interrupt. >> +     * and set KVM_REQ_PMU. >> +     */ >> +    if (read_csr_estat() & CPU_PMU) { >> +        kvm_lose_pmu(vcpu); >> +        kvm_make_request(KVM_REQ_PMU, vcpu); >> +    } >> +} >> + >>   /* >>    * kvm_check_requests - check and handle pending vCPU requests >>    * >> @@ -100,6 +238,7 @@ static int kvm_pre_enter_guest(struct kvm_vcpu >> *vcpu) >>           /* Make sure the vcpu mode has been written */ >>           smp_store_mb(vcpu->mode, IN_GUEST_MODE); >>           kvm_check_vpid(vcpu); >> +        kvm_check_pmu(vcpu); >>           vcpu->arch.host_eentry = csr_read64(LOONGARCH_CSR_EENTRY); >>           /* Clear KVM_LARCH_SWCSR_LATEST as CSR will change when >> enter guest */ >>           vcpu->arch.aux_inuse &= ~KVM_LARCH_SWCSR_LATEST; >> @@ -295,6 +434,21 @@ static int _kvm_setcsr(struct kvm_vcpu *vcpu, >> unsigned int id, u64 val) >>         kvm_write_sw_gcsr(csr, id, val); >>   +    /* >> +     * After modifying the PMU CSR register value of the vcpu. >> +     * If the PMU CSRs are used, we need to set KVM_REQ_PMU. >> +     */ >> +    if (id >= LOONGARCH_CSR_PERFCTRL0 && id <= >> LOONGARCH_CSR_PERFCNTR3) { >> +        unsigned long val; >> + >> +        val = kvm_read_sw_gcsr(csr, LOONGARCH_CSR_PERFCTRL0); >> +        val |= kvm_read_sw_gcsr(csr, LOONGARCH_CSR_PERFCTRL1); >> +        val |= kvm_read_sw_gcsr(csr, LOONGARCH_CSR_PERFCTRL2); >> +        val |= kvm_read_sw_gcsr(csr, LOONGARCH_CSR_PERFCTRL3); >> +        if (val & KVM_PMU_EVENT_ENABLED) >> +            kvm_make_request(KVM_REQ_PMU, vcpu); >> +    } >> + >>       return ret; >>   } >>   @@ -333,6 +487,12 @@ static int _kvm_get_cpucfg_mask(int id, u64 *v) >>       case LOONGARCH_CPUCFG5: >>           *v = GENMASK(31, 0); >>           return 0; >> +    case LOONGARCH_CPUCFG6: >> +        if (cpu_has_pmp) >> +            *v = GENMASK(14, 0); >> +        else >> +            *v = 0; >> +        return 0; >>       case LOONGARCH_CPUCFG16: >>           *v = GENMASK(16, 0); >>           return 0; >> @@ -351,7 +511,7 @@ static int _kvm_get_cpucfg_mask(int id, u64 *v) >>     static int kvm_check_cpucfg(int id, u64 val) >>   { >> -    int ret; >> +    int ret, host; >>       u64 mask = 0; >>         ret = _kvm_get_cpucfg_mask(id, &mask); >> @@ -377,6 +537,18 @@ static int kvm_check_cpucfg(int id, u64 val) >>               /* LASX architecturally implies LSX and FP but val does >> not satisfy that */ >>               return -EINVAL; >>           return 0; >> +    case LOONGARCH_CPUCFG6: >> +        if (val & CPUCFG6_PMP) { >> +            host = read_cpucfg(LOONGARCH_CPUCFG6); >> +            if ((val & CPUCFG6_PMBITS) != (host & CPUCFG6_PMBITS)) >> +                /* Guest pmbits must be the same with host */ >> +                return -EINVAL; >> +            if ((val & CPUCFG6_PMNUM) > (host & CPUCFG6_PMNUM)) >> +                return -EINVAL; >> +            if ((val & CPUCFG6_UPM) && !(host & CPUCFG6_UPM)) >> +                return -EINVAL; >> +        } >> +        return 0; >>       default: >>           /* >>            * Values for the other CPUCFG IDs are not being further >> validated >> @@ -459,6 +631,10 @@ static int kvm_set_one_reg(struct kvm_vcpu *vcpu, >>           if (ret) >>               break; >>           vcpu->arch.cpucfg[id] = (u32)v; >> +        if (id == LOONGARCH_CPUCFG6) { >> +            vcpu->arch.max_pmu_csrid = LOONGARCH_CSR_PERFCTRL0 + >> +                            2 * kvm_get_pmu_num(&vcpu->arch) + 1; >> +        } >>           break; >>       case KVM_REG_LOONGARCH_KVM: >>           switch (reg->id) { >> @@ -552,7 +728,8 @@ static int kvm_loongarch_cpucfg_has_attr(struct >> kvm_vcpu *vcpu, >>                        struct kvm_device_attr *attr) >>   { >>       switch (attr->attr) { >> -    case 2: >> +    case LOONGARCH_CPUCFG2: >> +    case LOONGARCH_CPUCFG6: >>           return 0; >>       default: >>           return -ENXIO; >> @@ -982,6 +1159,9 @@ static int _kvm_vcpu_load(struct kvm_vcpu *vcpu, >> int cpu) >>       /* Control guest page CCA attribute */ >>       change_csr_gcfg(CSR_GCFG_MATC_MASK, CSR_GCFG_MATC_ROOT); >>   +    /* Restore hardware PMU CSRs */ >> +    kvm_restore_pmu(vcpu); >> + >>       /* Don't bother restoring registers multiple times unless >> necessary */ >>       if (vcpu->arch.aux_inuse & KVM_LARCH_HWCSR_USABLE) >>           return 0; >> @@ -1065,6 +1245,7 @@ static int _kvm_vcpu_put(struct kvm_vcpu *vcpu, >> int cpu) >>       struct loongarch_csrs *csr = vcpu->arch.csr; >>         kvm_lose_fpu(vcpu); >> +    kvm_lose_pmu(vcpu); >>         /* >>        * Update CSR state from hardware if software CSR state is stale, >> >