Received-SPF: pass (google.com: domain of linux-kernel+bounces-156739-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
From: Peng Fan <peng.fan@nxp.com>
To: Fabio Aiuto <fabio.aiuto@engicam.com>, Shawn Guo <shawnguo@kernel.org>,
	Sascha Hauer <s.hauer@pengutronix.de>, Krzysztof Kozlowski
	<krzysztof.kozlowski+dt@linaro.org>, Rob Herring <robh@kernel.org>, Conor
 Dooley <conor+dt@kernel.org>
CC: "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
	"imx@lists.linux.dev" <imx@lists.linux.dev>,
	"linux-arm-kernel@lists.infradead.org"
	<linux-arm-kernel@lists.infradead.org>, "linux-kernel@vger.kernel.org"
	<linux-kernel@vger.kernel.org>, matteo.lisi <matteo.lisi@engicam.com>, Mirko
 Ardinghi <mirko.ardinghi@engicam.com>
Subject: RE: [PATCH v4 2/3] arm64: dts: imx93: add Engicam i.Core MX93 SoM
Thread-Topic: [PATCH v4 2/3] arm64: dts: imx93: add Engicam i.Core MX93 SoM
Thread-Index: AQHaliMGtjTu4L2HCUOD9XlB0g8kD7F3OwjA
Date: Wed, 24 Apr 2024 10:39:43 +0000
Message-ID:
 <DU0PR04MB9417AE3A84178A0350D2D0BB88102@DU0PR04MB9417.eurprd04.prod.outlook.com>
References: <20240424083607.11162-1-fabio.aiuto@engicam.com>
 <20240424083607.11162-3-fabio.aiuto@engicam.com>
In-Reply-To: <20240424083607.11162-3-fabio.aiuto@engicam.com>
Accept-Language: en-US
Content-Language: en-US
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0:
 =?us-ascii?Q?zi+1xGN4PuE11eejcTb2N6ddFy+B9uNSzNR+fEDAeWKTzyfCV5vAIlLIxkOh?=
 =?us-ascii?Q?zXm5CLxLyvTTTuoZpdYxyw9bfqTKMR9xuJ9/I5k1Ln9f44O3Hl46P/DniOVc?=
 =?us-ascii?Q?uM/f6n+dlP6tK9f0P27gdQ+lnOxAeJA9+Jscf5WTI0JFcqj42glsppGnOSkY?=
 =?us-ascii?Q?LuD12KkuUKCzpyEiQmWV5qx79+jU9vjkF2zX2I78sRmlQ5j/890JquzOOQwK?=
 =?us-ascii?Q?2EStKbvw2wDBlZXYxgt2OQVAVH9tV+aPEpCG1tX6Lrm8qveVrLF7Q5OH6lFA?=
 =?us-ascii?Q?cKdS5kDR85Oj0SrKLhyk2HFsrstl0BW11uB/KlYCGLK9dB1QGlPziGLOgcB1?=
 =?us-ascii?Q?u2Hzq6e4u9K1r3OW1FpR3GRAIbNsII1IQ3fsNWcJmmmn9CSNifTbCidWdfM6?=
 =?us-ascii?Q?LPxbTTRo76jzt9+mseUUETfmDRfIufP8oNJ2lIyAp0K7Bsvd7Y4joTUzRwxk?=
 =?us-ascii?Q?8NOAO6FoxY70ggSHaSksUHw5+yNNNedOaneYs9qXlOUSjc20ov7NuO9dfKgo?=
 =?us-ascii?Q?gmlRQYI5rfQPUFh0OAz9mWpV1RJAhCGz2XYDSXpfIfDLm6ETrN46STryNrE6?=
 =?us-ascii?Q?5D42cXoutqXCs8U6DOzLBWGIr7OfzYOmdqeBjsyUNl3eYwd+FfttSyAyTTdl?=
 =?us-ascii?Q?QkvanHGtwWP6whizUj2jPQ3ya7xO+P5kJ8NEAoWfin3VyuTmay+2VG/DAlCR?=
 =?us-ascii?Q?WErCyi8LuPC5d9bCBgfStkXRAjOfA7jCl10WHrvIlDUxJfWQd867jqGkBPUh?=
 =?us-ascii?Q?z/HO8CVb5mZZhPu9SI0NertQoc+d8IE/bHtMB7rnkJ1y6D5Mk2c7Cz+f8aFy?=
 =?us-ascii?Q?k5qQEz4/xi+vpnfBDtnk2XXryDzOr13ZkqWmimxUX7jBtNQL9asDdg9LGhY2?=
 =?us-ascii?Q?Q3C0mfjjnFq3XIArqrqc2TOjgLHhO5Oo3VNP13ff4Iu0gy0sCANpbeEV+Xa+?=
 =?us-ascii?Q?pkEUAxJVXVkEZxcVNbLxJKXV5mGV2Py9J6NgJ8vRyvHxOsoPAffRuCrTYR2p?=
 =?us-ascii?Q?/6t6bDF9vd8DpckLBvuIeOq1UWiJk5KdP8lzs8id1+xqrlYejQu2AJiL2t2o?=
 =?us-ascii?Q?mpdmnUYgRuRkAd4SDt/PufMx94e0dZlFLYCILHkN3kQS9FdUAKLEdwcgRykJ?=
 =?us-ascii?Q?d5Ugxk6oWUa2ZJi7EW/fWNuV6PXC08YU0uk9rWjeeHQRzddaiN6WX6uPcS+6?=
 =?us-ascii?Q?fwDrAEB1xKoSptSjRNGtzvYEAlCxQaV5tGRmIKWjbfxLurYAHwsCOr9VgugD?=
 =?us-ascii?Q?2tCv/d1UTgRhcNiELhf5MzIMAqnsYxAeRK2A6UH98Z29npzMo7RjWtm7kzbn?=
 =?us-ascii?Q?tnxEGV7TyOnB8v1SbySJRMzwARVLcIRXfDKcc9WcD/G+LbeaD3CuJ2BuWXsS?=
 =?us-ascii?Q?Uafp0wgO+iOFCTKHJp9Pe3R4yOEgqbGeHXeE7tqPqy+MYOfqNvtmszhxAB4B?=
 =?us-ascii?Q?vQBMW8gFN+ujUwB7+524lehYrEWWebwBHPqYZtRez8JwWCCJKC32TnhGU1B2?=
 =?us-ascii?Q?Ry/qmyCAu9yyB2/Z1F7+zf5m4Qum/WWlwGM7gXWDZ3pHYCd2nWU8Y0Yq3Try?=
 =?us-ascii?Q?OmMybaOyHmZaxg4bV3Y=3D?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DU0PR04MB9417.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 55802a5e-d437-45d2-342e-08dc644adaba
X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Apr 2024 10:39:43.9445
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: etDuWujoCBcb7X2CwZEV3Q3h+yD3xZanSPVYPsT8JRQP2NZxvl395jD8SJjoii1TQIQRnzIrczB3Vv19MedbiQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB7405

> Subject: [PATCH v4 2/3] arm64: dts: imx93: add Engicam i.Core MX93 SoM
>=20
> i.Core MX93 is a NXP i.MX93 based EDIMM SoM by Engicam.
>=20
> Main features:
>=20
> CPU:   NXP i.MX 93
> MEMORY: Up to 2GB LPDDR4
> NETWORKING: 2x Gb Ethernet
> USB: USB OTG 2.0, USB HOST 2.0
> STORAGE: eMMC starting from 4GB
> PERIPHERALS: UART, I2C, SPI, CAN, SDIO, GPIO
>=20
> The i.Core MX93 needs to be mounted on top of Engicam baseboards to work.
>=20
> Add devicetree include file.
>=20
> Cc: Matteo Lisi <matteo.lisi@engicam.com>
> Cc: Mirko Ardinghi <mirko.ardinghi@engicam.com>
> Signed-off-by: Fabio Aiuto <fabio.aiuto@engicam.com>

Reviewed-by: Peng Fan <peng.fan@nxp.com>
> ---
>  .../boot/dts/freescale/imx93-icore-mx93.dtsi  | 271 ++++++++++++++++++
>  1 file changed, 271 insertions(+)
>  create mode 100644 arch/arm64/boot/dts/freescale/imx93-icore-mx93.dtsi
>=20
> diff --git a/arch/arm64/boot/dts/freescale/imx93-icore-mx93.dtsi
> b/arch/arm64/boot/dts/freescale/imx93-icore-mx93.dtsi
> new file mode 100644
> index 000000000000..32a56d51f904
> --- /dev/null
> +++ b/arch/arm64/boot/dts/freescale/imx93-icore-mx93.dtsi
> @@ -0,0 +1,271 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2022 NXP
> + * Copyright 2024 Engicam s.r.l.
> + */
> +
> +/dts-v1/;
> +
> +#include "imx93.dtsi"
> +
> +/ {
> +	model =3D "Engicam i.Core MX93 SoM";
> +	compatible =3D "engicam,icore-mx93", "fsl,imx93";
> +
> +	reg_vref_1v8: regulator-adc-vref {
> +		compatible =3D "regulator-fixed";
> +		regulator-name =3D "vref_1v8";
> +		regulator-min-microvolt =3D <1800000>;
> +		regulator-max-microvolt =3D <1800000>;
> +	};
> +};
> +
> +&adc1 {
> +	vref-supply =3D <&reg_vref_1v8>;
> +	status =3D "okay";
> +};
> +
> +&eqos {
> +	pinctrl-names =3D "default";
> +	pinctrl-0 =3D <&pinctrl_eqos>;
> +	phy-mode =3D "rgmii-id";
> +	phy-handle =3D <&ethphy1>;
> +	status =3D "okay";
> +
> +	mdio {
> +		compatible =3D "snps,dwmac-mdio";
> +		#address-cells =3D <1>;
> +		#size-cells =3D <0>;
> +
> +		ethphy1: ethernet-phy@7 {
> +			compatible =3D "ethernet-phy-ieee802.3-c22";
> +			reg =3D <7>;
> +		};
> +	};
> +};
> +
> +&fec {
> +	pinctrl-names =3D "default";
> +	pinctrl-0 =3D <&pinctrl_fec>;
> +	phy-mode =3D "rgmii-id";
> +	phy-handle =3D <&ethphy2>;
> +	fsl,magic-packet;
> +	status =3D "okay";
> +
> +	mdio {
> +		#address-cells =3D <1>;
> +		#size-cells =3D <0>;
> +
> +		ethphy2: ethernet-phy@7 {
> +			compatible =3D "ethernet-phy-ieee802.3-c22";
> +			reg =3D <7>;
> +		};
> +	};
> +};
> +
> +&lpi2c2 {
> +	#address-cells =3D <1>;
> +	#size-cells =3D <0>;
> +	clock-frequency =3D <400000>;
> +	pinctrl-names =3D "default", "sleep";
> +	pinctrl-0 =3D <&pinctrl_lpi2c2>;
> +	pinctrl-1 =3D <&pinctrl_lpi2c2>;
> +	status =3D "okay";
> +
> +	pmic@25 {
> +		compatible =3D "nxp,pca9451a";
> +		reg =3D <0x25>;
> +		nxp,wdog_b-warm-reset;
> +
> +		interrupt-parent =3D <&gpio2>;
> +		interrupts =3D <15 IRQ_TYPE_LEVEL_LOW>;
> +
> +		regulators {
> +			buck1: BUCK1 {
> +				regulator-name =3D "BUCK1";
> +				regulator-min-microvolt =3D <600000>;
> +				regulator-max-microvolt =3D <2187500>;
> +				regulator-boot-on;
> +				regulator-always-on;
> +				regulator-ramp-delay =3D <3125>;
> +			};
> +
> +			buck2: BUCK2 {
> +				regulator-name =3D "BUCK2";
> +				regulator-min-microvolt =3D <600000>;
> +				regulator-max-microvolt =3D <2187500>;
> +				regulator-boot-on;
> +				regulator-always-on;
> +				regulator-ramp-delay =3D <3125>;
> +			};
> +
> +			buck4: BUCK4{
> +				regulator-name =3D "BUCK4";
> +				regulator-min-microvolt =3D <600000>;
> +				regulator-max-microvolt =3D <3400000>;
> +				regulator-boot-on;
> +				regulator-always-on;
> +			};
> +
> +			buck5: BUCK5{
> +				regulator-name =3D "BUCK5";
> +				regulator-min-microvolt =3D <600000>;
> +				regulator-max-microvolt =3D <3400000>;
> +				regulator-boot-on;
> +				regulator-always-on;
> +			};
> +
> +			buck6: BUCK6 {
> +				regulator-name =3D "BUCK6";
> +				regulator-min-microvolt =3D <600000>;
> +				regulator-max-microvolt =3D <3400000>;
> +				regulator-boot-on;
> +				regulator-always-on;
> +			};
> +
> +			ldo1: LDO1 {
> +				regulator-name =3D "LDO1";
> +				regulator-min-microvolt =3D <1600000>;
> +				regulator-max-microvolt =3D <3300000>;
> +				regulator-boot-on;
> +				regulator-always-on;
> +			};
> +
> +			ldo2: LDO2 {
> +				regulator-name =3D "LDO2";
> +				regulator-min-microvolt =3D <800000>;
> +				regulator-max-microvolt =3D <1150000>;
> +				regulator-boot-on;
> +				regulator-always-on;
> +			};
> +
> +			ldo3: LDO3 {
> +				regulator-name =3D "LDO3";
> +				regulator-min-microvolt =3D <800000>;
> +				regulator-max-microvolt =3D <3300000>;
> +				regulator-boot-on;
> +				regulator-always-on;
> +			};
> +
> +			ldo4: LDO4 {
> +				regulator-name =3D "LDO4";
> +				regulator-min-microvolt =3D <800000>;
> +				regulator-max-microvolt =3D <3300000>;
> +				regulator-boot-on;
> +				regulator-always-on;
> +			};
> +
> +			ldo5: LDO5 {
> +				regulator-name =3D "LDO5";
> +				regulator-min-microvolt =3D <1800000>;
> +				regulator-max-microvolt =3D <3300000>;
> +				regulator-boot-on;
> +				regulator-always-on;
> +			};
> +		};
> +	};
> +};
> +
> +&usdhc1 {
> +	pinctrl-names =3D "default", "state_100mhz", "state_200mhz";
> +	pinctrl-0 =3D <&pinctrl_usdhc1>;
> +	pinctrl-1 =3D <&pinctrl_usdhc1>;
> +	pinctrl-2 =3D <&pinctrl_usdhc1>;
> +	bus-width =3D <8>;
> +	non-removable;
> +	status =3D "okay";
> +};
> +
> +&usdhc2 {/*SD Card*/
> +	pinctrl-names =3D "default", "state_100mhz", "state_200mhz";
> +	pinctrl-0 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> +	pinctrl-1 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> +	pinctrl-2 =3D <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> +	cd-gpios =3D <&gpio3 00 GPIO_ACTIVE_LOW>;
> +	bus-width =3D <4>;
> +	no-1-8-v;
> +	max-frequency =3D <25000000>;
> +	status =3D "okay";
> +};
> +
> +&iomuxc {
> +
> +	pinctrl_eqos: eqosgrp {
> +		fsl,pins =3D <
> +			MX93_PAD_ENET1_MDC__ENET_QOS_MDC
> 0x53e
> +			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO
> 0x53e
> +			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0
> 0x53e
> +			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1
> 0x53e
> +			MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2
> 0x53e
> +			MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3
> 0x53e
> +
> 	MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_C
> LK  0x53e
> +
> 	MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL            0x53e
> +			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0
> 0x53e
> +			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1
> 0x53e
> +			MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2
> 0x53e
> +			MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3
> 0x53e
> +
> 	MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_C
> LK  0x53e
> +
> 	MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL            0x53e
> +		>;
> +	};
> +
> +	pinctrl_fec: fecgrp {
> +		fsl,pins =3D <
> +			MX93_PAD_ENET2_MDC__ENET1_MDC
> 0x57e
> +			MX93_PAD_ENET2_MDIO__ENET1_MDIO
> 0x57e
> +			MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0
> 0x57e
> +			MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1
> 0x57e
> +			MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2
> 0x57e
> +			MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3
> 0x57e
> +			MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC
> 0x5fe
> +			MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL
> 0x57e
> +			MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0
> 0x57e
> +			MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1
> 0x57e
> +			MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2
> 0x57e
> +			MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3
> 0x57e
> +			MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC
> 0x5fe
> +			MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL
> 0x57e
> +		>;
> +	};
> +
> +	pinctrl_lpi2c2: lpi2c2grp {
> +		fsl,pins =3D <
> +			MX93_PAD_I2C2_SCL__LPI2C2_SCL
> 	0x40000b9e
> +			MX93_PAD_I2C2_SDA__LPI2C2_SDA
> 	0x40000b9e
> +		>;
> +	};
> +
> +	pinctrl_usdhc1: usdhc1grp {
> +		fsl,pins =3D <
> +			MX93_PAD_SD1_CLK__USDHC1_CLK
> 	0x15fe
> +			MX93_PAD_SD1_CMD__USDHC1_CMD
> 	0x13fe
> +			MX93_PAD_SD1_DATA0__USDHC1_DATA0
> 	0x13fe
> +			MX93_PAD_SD1_DATA1__USDHC1_DATA1
> 	0x13fe
> +			MX93_PAD_SD1_DATA2__USDHC1_DATA2
> 	0x13fe
> +			MX93_PAD_SD1_DATA3__USDHC1_DATA3
> 	0x13fe
> +			MX93_PAD_SD1_DATA4__USDHC1_DATA4
> 	0x13fe
> +			MX93_PAD_SD1_DATA5__USDHC1_DATA5
> 	0x13fe
> +			MX93_PAD_SD1_DATA6__USDHC1_DATA6
> 	0x13fe
> +			MX93_PAD_SD1_DATA7__USDHC1_DATA7
> 	0x13fe
> +			MX93_PAD_SD1_STROBE__USDHC1_STROBE
> 	0x15fe
> +		>;
> +	};
> +
> +	pinctrl_usdhc2: usdhc2grp {
> +		fsl,pins =3D <
> +			MX93_PAD_SD2_CLK__USDHC2_CLK
> 	0x170e
> +			MX93_PAD_SD2_CMD__USDHC2_CMD
> 	0x130e
> +			MX93_PAD_SD2_DATA0__USDHC2_DATA0
> 	0x130e
> +			MX93_PAD_SD2_DATA1__USDHC2_DATA1
> 0x130e
> +			MX93_PAD_SD2_DATA2__USDHC2_DATA2
> 0x130e
> +			MX93_PAD_SD2_DATA3__USDHC2_DATA3
> 0x130e
> +			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT
> 	0x51e
> +		>;
> +	};
> +
> +	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
> +		fsl,pins =3D <
> +			MX93_PAD_SD2_CD_B__GPIO3_IO00
> 	0x31e
> +		>;
> +	};
> +};
> --
> 2.34.1
>=20