Received-SPF: pass (google.com: domain of linux-kernel+bounces-159126-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
From: Frank Li <Frank.Li@nxp.com>
Date: Thu, 25 Apr 2024 16:24:40 -0400
Subject: [PATCH v4 04/10] arm64: dts: imx8x: add cm41 subsystem dtsi
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20240425-dts_8qm_audio-v4-4-7fa6ab2fd64e@nxp.com>
References: <20240425-dts_8qm_audio-v4-0-7fa6ab2fd64e@nxp.com>
In-Reply-To: <20240425-dts_8qm_audio-v4-0-7fa6ab2fd64e@nxp.com>
To: Rob Herring <robh@kernel.org>, 
 Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, 
 Conor Dooley <conor+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
 Sascha Hauer <s.hauer@pengutronix.de>, 
 Pengutronix Kernel Team <kernel@pengutronix.de>, 
 Fabio Estevam <festevam@gmail.com>
Cc: devicetree@vger.kernel.org, imx@lists.linux.dev, 
 linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, 
 Frank Li <Frank.Li@nxp.com>
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?aVo2aWNUcVM3R09zbStzemJVQU1SeE9lZUFQNkd0eDlDaENnZ0JFdGh4QytT?=
 =?utf-8?B?SytFRWgyY2p6T05xZkZyMEdOWGdHdFg1ZWxyU3B0bXhPNUdPL1JoRHc5NkZF?=
 =?utf-8?B?UFowMXpQVUJFaTdXVHFucDN3ZUlNS2s0cHdYYy8rWmlpTmxhN2pxTjFnSHRP?=
 =?utf-8?B?Mmg0WjlWNCtsaTlEbW93bVk3aW14S0RsdVRSTmExNG5sRTJwODVqSWpack9E?=
 =?utf-8?B?Qm5IZzFmKzQ0M1BhcW9hNW5GNjhReDVYUHI4cGpTSkR6aGJybGczZUx1QnJx?=
 =?utf-8?B?a2lQOUpxYVZFYWh3TERBU21HbkJMU0JKeDViS0YyYnc1R1ljSlRNUk0zWWVK?=
 =?utf-8?B?ME56R0ZrSHhrbVYzdmFvRUZ2OHpGWmx3ZWFQNDZYTmlXcThZbzNUdjB2RHR4?=
 =?utf-8?B?YVBkY0N1ZGtXaGpBZlhHMkdyN0tML1VhS1kxRWNMcmE0ZU5JUDdsVjRRVVZl?=
 =?utf-8?B?SlVOSUM1Vk1YQ0RuU0tteDRHU2pkSE1rUlhrL1ZUcCsrRUJxeW9CVVRwQTlW?=
 =?utf-8?B?NWcrZHF2bTZiUXR4aDBMenkzcjVUVjc3MWtOTk5pWkhqTjYzZGhuUUYwUFgz?=
 =?utf-8?B?eUxFQi91eEpXQXY4TXZzNHRaTEk0SGZRRkFVZDVtZDNBMnM1MTJHdWpNLzFs?=
 =?utf-8?B?ek1HMDk1NGZCR2Jyc29aSnh2bXYxdVVaMWZ4Nm1nRE1DbEZCaE9mWVpzSU1N?=
 =?utf-8?B?SEsrc0JJME4xQU8velEvaldtTmpwenppMkxWaTZsVUxMVVloWkpXZVY1UFJF?=
 =?utf-8?B?ZEdYNVdZaXhJUmZQWnZ1eVpKSDhBUURmV2RJc1NEZUxvZVcvQ2NLWGJvNXEx?=
 =?utf-8?B?d2pXQUFmeHBGVjF3MDFXNElYUXFucmsvbGdxNzZKYXIvd0lqdEtROFUwdS9h?=
 =?utf-8?B?djJIZHh0bnA5TU9JS082RDl3K2hUVTdiSG45VE5GY2RLRXR6cnFwUHVTMldT?=
 =?utf-8?B?QllEaTIvSzJLRW5UVWVhUmxhemk0ZFdJWXAvNTRrUEJrazBBMWJkb1VSb3pk?=
 =?utf-8?B?SFU3LzVqK0VNOFNVR1FxZTE1d0haQUFtQjlPbGZDTGhORDhISDk3cUxnN2o4?=
 =?utf-8?B?TWtsZmNydEFJQWErSkhqQkd2dTlycUtWNGNXUzVGVHo5S2xiRHpPU3hpQ3pD?=
 =?utf-8?B?dnl2M1RrbkQvSHZWT1FqKzVXbUZxQURzMmlhM3loN1R2UmhzRWI1VWFqMzYv?=
 =?utf-8?B?RWR0Zng3dVVLK084M1ppUlZsZFphYURlUWgyMzNXRTRESlZPdzBHeCsrdkdq?=
 =?utf-8?B?T3FsaUlTNC9HbVIyZWtaN0ZKSDcxaitrUVlENnl4dW80RFFqSnRYRHBvQW04?=
 =?utf-8?B?d2tkKzFlLzM5emdydkp0YmVkbTJOWCs0ZlpRMk5sdXVDSFlrWnNqSU5XTnUx?=
 =?utf-8?B?K0pjdDA3YVBaMVc4cE80S0d1a2g0dXdWYWZDcDEyeGdvRlRtcFp5SDMvT05R?=
 =?utf-8?B?Qlc4WHpkc3F5eVVBNExzUjhZU1cyMGtjakRiV2tweFRybE1kQ002eEdvcnBr?=
 =?utf-8?B?STRMQ3VyNmZWUXFKYTZ1OHRTZEtoYVVEOTdmRXBVZ0F6eHNYVlBVQlE2YlVo?=
 =?utf-8?B?cG9TZ0VwNEV4U012VEJPaFBhSFYrWHZQRHErQkJndTRxYUFVeXJhK1YwYTlm?=
 =?utf-8?B?TjZ0ajVyNGNYRkJEQkg5NkdaZFJLTHJqcEhRb3BsbjFQT1p6SGUxdFQ2cW9D?=
 =?utf-8?B?NEluWjYxSm9tNG5FVE1iMDR5VFhpSmh5cm9GT2ZzNnNaQUVrOUN1Q21sc1hD?=
 =?utf-8?B?VEhFWERROHFyYTNNVVdIN0d3ME8xcjBlcUJ5WUNBL0lzenhUSnNHb25qeTlv?=
 =?utf-8?B?R1dRQTNZcHh6d2JPNUZNdjJ2MkJNUE15em56MmdsaEhlMVhka0hNTGhUS2Ri?=
 =?utf-8?B?QWVUTjJaY0Y4N0VzVWZhczZoS1FLdVhxTzFJWi9xOUVFTkNINHFJM25sWEJh?=
 =?utf-8?B?a2xQbFVSUlBab1pXMXZqY3F6a3R2TWFYYmNxVk91bGxzczlFOWEwTDI5Qktl?=
 =?utf-8?B?MytWUGZXOGZ3cXR1ajZTbUNFVUJrbkxXZ2dxdFRNNWxpZndOV1RDOGIvSWJW?=
 =?utf-8?B?K3ZwZjg2TUNraWFjVHBWK2RQNkFEVnZ0Unh2SzhQTHMvekNDd1BhZUtqNjM1?=
 =?utf-8?Q?mSNZljvJlq8N7aJ+BHZaZo2ol?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: ba09da5e-5d4b-45ba-7c06-08dc6565c967
X-MS-Exchange-CrossTenant-AuthSource: PAXPR04MB9642.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Apr 2024 20:25:02.5653
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: rFZfG/YXDJ6HjFtoxH/B6tsiOsmjzyjC+Svm4IQcwdSfjQUuAonhhG3q4ZN86yltuKLLoE/5+jcQIgJvPyrjgg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB7472

Add cm41 subsystem dtsi for iMX8X chips.

Signed-off-by: Frank Li <Frank.Li@nxp.com>
---
 arch/arm64/boot/dts/freescale/imx8-ss-cm41.dtsi | 68 +++++++++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8qm.dtsi       |  1 +
 2 files changed, 69 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-cm41.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-cm41.dtsi
new file mode 100644
index 0000000000000..d715f2a6b0378
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-cm41.dtsi
@@ -0,0 +1,68 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2024 NXP
+ *	Dong Aisheng <aisheng.dong@nxp.com>
+ */
+
+#include <dt-bindings/firmware/imx/rsrc.h>
+#include <dt-bindings/clock/imx8-lpcg.h>
+
+cm41_ipg_clk: clock-cm41-ipg {
+	compatible = "fixed-clock";
+	#clock-cells = <0>;
+	clock-frequency = <132000000>;
+	clock-output-names = "cm41_ipg_clk";
+};
+
+cm41_subsys: bus@38000000 {
+	compatible = "simple-bus";
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges = <0x38000000 0x0 0x38000000 0x4000000>;
+	interrupt-parent = <&cm41_intmux>;
+
+	cm41_i2c: i2c@3b230000 {
+		compatible = "fsl,imx8qxp-lpi2c", "fsl,imx7ulp-lpi2c";
+		reg = <0x3b230000 0x1000>;
+		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cm41_i2c_lpcg IMX_LPCG_CLK_0>,
+			 <&cm41_i2c_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_M4_1_I2C IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		power-domains = <&pd IMX_SC_R_M4_1_I2C>;
+		status = "disabled";
+	};
+
+	cm41_intmux: intmux@3b400000 {
+		compatible = "fsl,imx-intmux";
+		reg = <0x3b400000 0x1000>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+		clocks = <&cm41_ipg_clk>;
+		clock-names = "ipg";
+		power-domains = <&pd IMX_SC_R_M4_1_INTMUX>;
+		status = "disabled";
+	};
+
+	cm41_i2c_lpcg: clock-controller@3b630000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x3b630000 0x1000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_M4_1_I2C IMX_SC_PM_CLK_PER>,
+			 <&cm41_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "cm41_lpcg_i2c_clk",
+				     "cm41_lpcg_i2c_ipg_clk";
+		power-domains = <&pd IMX_SC_R_M4_1_I2C>;
+	};
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8qm.dtsi b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
index 6092d70b10b97..8e94ffe1acb57 100644
--- a/arch/arm64/boot/dts/freescale/imx8qm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8qm.dtsi
@@ -546,6 +546,7 @@ clk_spdif1_rx: clock-spdif1-rx {
 	};
 
 	/* sorted in register address */
+	#include "imx8-ss-cm41.dtsi"
 	#include "imx8-ss-audio.dtsi"
 	#include "imx8-ss-vpu.dtsi"
 	#include "imx8-ss-img.dtsi"

-- 
2.34.1