Received-SPF: pass (google.com: domain of linux-kernel+bounces-162433-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
Message-ID: <d527fccc-6c32-43bc-bfad-477e6f07e33c@amd.com>
Date: Mon, 29 Apr 2024 10:18:59 -0400
User-Agent: Mozilla Thunderbird
Cc: yazen.ghannam@amd.com, linux-edac@vger.kernel.org,
 linux-kernel@vger.kernel.org, tony.luck@intel.com, x86@kernel.org,
 Avadhut.Naik@amd.com, John.Allen@amd.com
Subject: Re: [PATCH v2 08/16] x86/mce/amd: Clean up
 enable_deferred_error_interrupt()
Content-Language: en-US
To: Borislav Petkov <bp@alien8.de>
References: <20240404151359.47970-1-yazen.ghannam@amd.com>
 <20240404151359.47970-9-yazen.ghannam@amd.com>
 <20240429131240.GOZi-cyLh2OhRrNTWM@fat_crate.local>
From: Yazen Ghannam <yazen.ghannam@amd.com>
In-Reply-To: <20240429131240.GOZi-cyLh2OhRrNTWM@fat_crate.local>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?d25rWFY5RTFJNHlUWStkQ2RDbmdiVWE1b3ZkdVVRL0dFTERQYXB1OXVwMk5L?=
 =?utf-8?B?bVFPbVFyRkVKWWUvbS84ZTg3NGRIeThDSkxrRWJhS3lYMFNsZlF3UGE4d2dk?=
 =?utf-8?B?eDdsMm0ybUN0R3ZqUEJIc1Z0RzRKNWpRdlZQRldNd1NlMWMxRklPcDVxdVpJ?=
 =?utf-8?B?Umdtc3FZbWxheGZpU0dRTzJNSHdhdEJ5OGl5d3dIQ2taam50VVM3VURCVGxS?=
 =?utf-8?B?SnpEVXNnTXRvenZDMXBZTWtQekJYUkx3dnlPRC9mZG1EUUVzYW03MUJnZDVO?=
 =?utf-8?B?eFJZUjFjQVU4Yk56YW5jV3dKczVNTk4zYUJDOUdmaEtDciszQzVZb09vN2E4?=
 =?utf-8?B?eHZGRll5MEltRmg2Zk9GaGV3ajc3TVpDd29VMGJZazMxeUNWUXpNUjNJQkp0?=
 =?utf-8?B?eTJhaUszb0VtZ213djluTFB3VU5iaG1MQXNYdi9FUGQ5dHdVakErWVp3U1JM?=
 =?utf-8?B?WEVRUW1UamtUNWgyeXJCdVVUclQ1ZWM0NzQySzBQMytiajNsZmt3UkUreUJ6?=
 =?utf-8?B?MHBLNEtmWTE0bmxsQjBpdVVLWGR3Y3JXeWdveStBSUkyNVFNZkxCMG4zaWJM?=
 =?utf-8?B?VFcwZWk2S3JkczJHY2w5b3BBK3NzS2hJMEl3VkVDSmM3S2ZlS3N4MSs4bjBX?=
 =?utf-8?B?NUhBeEtMcEFtK2lsR0Rjb1phVDRKdlgrS0N1ZHhxa3FkU29aeHp4U0tjTWJO?=
 =?utf-8?B?cGMycjZNQ29MWTJTV1FSL3crVjloNWo0cHVqN1M0d2pVa0FSSGFIejQ0SGhE?=
 =?utf-8?B?WlY2cFBkemNLaWh5c25NYzZyYkRDNUNlbVhLanBYdGxqYWJqVGh2MDNwbEZy?=
 =?utf-8?B?YUhjM1p6TEVab2QzMUozY2IrbTdZbFIyaUZSNXdWc2wzYisxYmIrMWhuMmI2?=
 =?utf-8?B?Z0drdEdCMG04a09mM1QrWmt5VHZsdy9LU3QxaE52MTdOUHdweDU0TGVDSy9F?=
 =?utf-8?B?Qms2TmlKTUd3eGFXM1VlN1U5MUNEVmdxcEN5VjlZMVBQL05uWUE4YzRFenUv?=
 =?utf-8?B?MVUwcHpucFY4VC9vc2pNTWtqNVR4d2ZMb3J2elNGRFlqeFpzMXlXVkQ1K1Zn?=
 =?utf-8?B?LzQ0MTV0cWRoZ1ltZG41R2p5MlMxUmdZK2VhUzhvNFpEenlJblE5MkNuaXYy?=
 =?utf-8?B?WEhQbGQvMytZQkVpQ2Vsb21DSGt4Qk0rTkFmcXkyWVhPakhVWnMwMGNDa0hQ?=
 =?utf-8?B?SnNGMnRzWUtKUUl5V3p2MG5jL1N5V1QvZ1graDkrQkZaOGx2ekZjQ0sxdWVo?=
 =?utf-8?B?UER4dG9qeGlxMFE4VnduWHAraXlrMlAwVmxHZWFUQUdnZ1JaU2RSK1dFRnMz?=
 =?utf-8?B?RGlFUzdWcVFCUVpzaFBIUWlpaTBjb2ZlQSszZVlmK2hsS3JVZzlYdEdDY0ln?=
 =?utf-8?B?YzJURDd6OGlWcmtHMXM1Z3UyRnNJd055ZVEyTjI2d0xDRlhCV0RnSVhvazNE?=
 =?utf-8?B?MHFveVVtQXpMSmFlT2NYUUU4bi9XRHJxR3lBaVMwWE16eTNZMWtCRGxuR3Rj?=
 =?utf-8?B?aXkwcnRZUWpqMjhTWC9Vdk5OOTB0Q1BOM3UzTjJvSEk5OEpiWXVsRlFmdG5o?=
 =?utf-8?B?UytCTmpBMG5BczVSbjJlcFVQa1Nid2t6dGJOVTRLY2F5cVZ3TDJIejBkNHpt?=
 =?utf-8?B?a0YwZmkyT1RMemtLSG1NWm1mbWdoQ3A2RFREMFd3bDJzTnI0OHdUQ3pUTkJB?=
 =?utf-8?B?QTVEaFVoZHE3NWdMaVMxNm9ZWUJVR2Q0VkEyalJ6a3NsbGxPNTJOdGxPR0Fn?=
 =?utf-8?B?cDRWRm5NV3pVVzkwZ1Axak1mV3MxOFlUVEV3cG5NY2NGSU0rb1c0RTRFY3JH?=
 =?utf-8?B?Zk85WjZ3YWd2cGIvL1NEaFJQanNJb0pQYndjR25iZnhqT3d1anJVbWkyRExX?=
 =?utf-8?B?MnVpVnJnVG05MFhacFBHcTlGUWhFQmUwVFZyS01JcSt1Q241S0pWR1JUT2ZO?=
 =?utf-8?B?YkFSbHJIS3NadUxFYm9heFN0Nm5iNG4weHVGaW44Y2tVaC9IVUthOW03Rm9B?=
 =?utf-8?B?WjhUOW9oOSsrL201SlQ3Z2o1bkZ1cmJkekY2Z3dHbjVuZ1dzRWVNMStZL2p5?=
 =?utf-8?B?dnh5N3J0Sm9Jd1Bic01seTJKdURYVEFqTVNkUU1YVy9wNXJ5RDgzWkVaZ0hh?=
 =?utf-8?Q?GpJr1fvHynz8zk98u0NxXvyAJ?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 9fbcfac5-9d42-4569-8104-08dc685750eb
X-MS-Exchange-CrossTenant-AuthSource: BN8PR12MB3108.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Apr 2024 14:19:00.9558
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: rg/72g9onWfkc7bpKDhCJIcRsl01sJ1wEHr9kGGSHqdMyRosCDyTZnbvuxkIR2MjMabQVeNoZgK1uRj8/y2Riw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH3PR12MB9281

On 4/29/2024 9:12 AM, Borislav Petkov wrote:
> On Thu, Apr 04, 2024 at 10:13:51AM -0500, Yazen Ghannam wrote:
>> -/* Deferred error settings */
>> +/* MCA Interrupt Configuration register, one per CPU */
> 
> SMCA?
> 
>>  #define MSR_CU_DEF_ERR		0xC0000410
>> -#define MASK_DEF_LVTOFF		0x000000F0
>> -#define MASK_DEF_INT_TYPE	0x00000006
>> -#define DEF_INT_TYPE_APIC	0x2
>> +#define MSR_MCA_INTR_CFG		0xC0000410
> 
> You do see those other MSRs' prefixes, right?
> 
> MSR_AMD64_SMCA_...
> 
> Is this one not part of the SMCA arch?
> 

No, it is part of SUCCOR. The old define is above: MSR_CU_DEF_ERR.

This is how it is listed in the PPR:
MSRC000_0410 [MCA Interrupt Configuration] (Core::X86::Msr::McaIntrCfg)

>> +#define INTR_CFG_DFR_LVT_OFFSET		GENMASK_ULL(7, 4)
>> +#define INTR_CFG_LEGACY_DFR_INTR_TYPE	GENMASK_ULL(2, 1)
>>  #define INTR_TYPE_APIC			0x1
> 
> Ditto for its bit(s) names.
>

Okay.

>> +static u64 get_mca_intr_cfg(void)
>> +{
>> +	u64 mca_intr_cfg;
>> +
>> +	if (!mce_flags.succor)
>> +		return 0;
>> +
>> +	if (rdmsrl_safe(MSR_MCA_INTR_CFG, &mca_intr_cfg))
>> +		return 0;
>> +
>> +	return mca_intr_cfg;
>> +}
> 
> This is an overkill. If we add a function for every MSR we're reading...
> 
> Do this differently: prepare the value you're writing back into the
> INTR_CFG MSR once, save it into mca_intr_cfg and then write it on each
> core at the end of enable_deferred_error_interrupt().
> 
> And make u64 mca_intr_cfg static global to amd.c so that you can refer
> to it from outside of the functions and then you don't have to pass it
> around as a function param.
> 
> Thx.
> 

Good idea. In fact, we can treat this register as read-only, since we will
only handle (SUCCOR && SMCA) systems. The only need to write this register
would be on !SMCA systems.

We need to assume that the register value will be identical for all CPUs. This
is the expectation, but I'll add a comment to highlight this.

Also, we don't need the entire register. We just need the LVT offset fields
which are 4 bits each.

Thanks,
Yazen