Received-SPF: pass (google.com: domain of linux-kernel+bounces-163126-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
Message-ID: <2eab6265-3478-45db-86a5-722de6f39e74@intel.com>
Date: Tue, 30 Apr 2024 11:12:26 +1200
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v19 023/130] KVM: TDX: Initialize the TDX module when
 loading the KVM intel kernel module
To: Sean Christopherson <seanjc@google.com>
CC: Tina Zhang <tina.zhang@intel.com>, Hang Yuan <hang.yuan@intel.com>, "Bo2
 Chen" <chen.bo@intel.com>, "sagis@google.com" <sagis@google.com>,
	"isaku.yamahata@gmail.com" <isaku.yamahata@gmail.com>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, Erdem Aktas
	<erdemaktas@google.com>, "kvm@vger.kernel.org" <kvm@vger.kernel.org>,
	"pbonzini@redhat.com" <pbonzini@redhat.com>, Isaku Yamahata
	<isaku.yamahata@intel.com>, "isaku.yamahata@linux.intel.com"
	<isaku.yamahata@linux.intel.com>
References: <Zib76LqLfWg3QkwB@google.com>
 <6e83e89f145aee496c6421fc5a7248aae2d6f933.camel@intel.com>
 <d0563f077a7f86f90e72183cf3406337423f41fe.camel@intel.com>
 <ZifQiCBPVeld-p8Y@google.com>
 <61ec08765f0cd79f2d5ea1e2acf285ea9470b239.camel@intel.com>
 <9c6119dacac30750defb2b799f1a192c516ac79c.camel@intel.com>
 <ZiqFQ1OSFM4OER3g@google.com>
 <b605722ac1ffb0ffdc1d3a4702d4e987a5639399.camel@intel.com>
 <Zircphag9i1h-aAK@google.com>
 <b2bfc0d157929b098dde09b32c9a3af18835ec57.camel@intel.com>
 <Zi_93AF1qRapsUOq@google.com>
Content-Language: en-US
From: "Huang, Kai" <kai.huang@intel.com>
In-Reply-To: <Zi_93AF1qRapsUOq@google.com>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 7bit
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?eTdKc3h4cWZZV0ZTd2hLZUdmTVYwdmFXbk0zeDZYT05PQ2E5M0VvN2MyM2xE?=
 =?utf-8?B?eFJDQUYxbUtUMjJtNVZmZ1R3RGN6V1VqWSt0UEZkcTdHVVNPdlpINGU4dFVv?=
 =?utf-8?B?ZlhhS2RrYTJPUXVZTzdFbFo1aENxVnVtRFJ0R1JmZjJjVHAzcHdydUpnaUJT?=
 =?utf-8?B?Q2xrNnRKaUVPZHJ6SmdVeTZRRWU2MzdNb3I3Y09ycUU0VUY0TExDSTdwZS9y?=
 =?utf-8?B?RkR0YmZvVGljN2tHbUlhM3pXYVlMdk85dXFDYkNzMS95K29raXlGVVpOK3lv?=
 =?utf-8?B?NHdHb2lNdGNTODR0QmtIb1hRZmxPZlRpdFA0Sy9FVWJrOTNoVlk0OVJCakZV?=
 =?utf-8?B?ZHVaMXNkTlY3TE05YVhtQXFNaXJCdWFGSFJZQ0c5eDB2MGtmYlNDQ3RtMUFY?=
 =?utf-8?B?TUttZit4dWNNNURCQVZPMlE2QmlVaTc3VGM3NkVmSGljZk94Wko0Z0JJOWFm?=
 =?utf-8?B?Qm9ocXBKMWNXUTBSRUxCMStsUlhuWkJaalJNaWE3MmJrNmFCQXFFcmNvVjB5?=
 =?utf-8?B?UDR3SHpVemVFQmVhWjQ4U0dMbWkxdFk4aTA0OFlwalBkL3lmMGpBQUFqZ0dC?=
 =?utf-8?B?enN6d1NMdnBFZmhjMm5IejY1QnYzVHRXSktHTFRGZUdlNitlUXh3azNlWDhk?=
 =?utf-8?B?ZUlrZjhPNXg0dGtCQVplRWJhUURoSEJRS3ozOE9RMUFKNVFzK3JzQVJUOXRh?=
 =?utf-8?B?L2I3SGx6QUFZVEVyZlRlanFGWGppUWNVL0s4RXJ3QVdralZTNTRLd3Nxazh4?=
 =?utf-8?B?alhveEpPSkxSajFjK2Z4WG9NY0lHM09lK0ZIZmNBWXdLZVB0ZHJocWRIclJy?=
 =?utf-8?B?cEM0Nyt2QTZFbEhqT3g3bG5GNW9RMnBCNUhwbElTNkVLY205amZ6TXFneTVo?=
 =?utf-8?B?YnJINStxTXF6SnFLMUtjbE9EYXFkZ29yWkdRRnpiQVZvTEpYR0t2UWFjQVBs?=
 =?utf-8?B?Lys4Y1JDUWhkQm5pUmVmaGI1ZDFuTy9HTkJ5Q0Y1SUhrQ2VYOGpCQnU4eWZx?=
 =?utf-8?B?NTgybFFQcThLcmNnMVNTZWxpUmpOcnovb08zQnBCVEdDd0NSWUQ3dkdpa3NB?=
 =?utf-8?B?Z2c4Z1dpMjlaZXBCUTc5c1pocm5PbnpKa200dlhqeTkxcUxDQ2pHelhRYkt5?=
 =?utf-8?B?bVRyMUdUUVF2Z254RUtYcGk2SGl5WlNNUU5HMEVHY0doV1g3ZzVXeUdHS1N6?=
 =?utf-8?B?QWEvUjdtNjlZU2g1QmlXM1hheE9UQkp3OUp3aGdyQ0RoMkt4WW10UDViMmJ1?=
 =?utf-8?B?T1Q1ZUZ5djVqcjJSeWxWb1NmRGk2RnJBeHZIRnMvajZEaUY4N2FCZnFYZW5V?=
 =?utf-8?B?YWNYSnBCc3pOcm1OUGFST0pNSUt5YWl1WlY5ckVPdnB2VEhQbWxlM1haOG5p?=
 =?utf-8?B?QlpBU3JKNjM4aXJQUUJMOHdwZEtTSjBIRGNEZmQyWEN1Z1cvNnJiWWdMRk0w?=
 =?utf-8?B?S0JoTFFlV3kzc0xMUE9RQTdIRHIvbjFPZkFOZHFpN2EweFVlcEhaK0FYOHho?=
 =?utf-8?B?WXcwVmpxQ09nMVliZWpwTW5jUFJ6NmoraHFUajViL0tDZlEwS0dVVE1pUmg2?=
 =?utf-8?B?aXRlNFMrSGRqS0FGQ20rU0Z0cEx3ZUVYVVJsV3gvS1pPOGIvMksvYlJZWndU?=
 =?utf-8?B?TmpxdytlQllSb3R3UVEyM3p3QVA4eEJCZUpsRjEyaU1XUE9id0ZXVENJQjV2?=
 =?utf-8?B?U2ZEZTRLOTQyd01BV1JlZml2WDk2N3dKWFM3TDk1NlVYellnMU9YWGNad0h5?=
 =?utf-8?B?ZU94Kyt5RkdhU2lraDRoT0JtMU9ndEo1N0lWdFV1enJWckEyb0I5dExnbnFz?=
 =?utf-8?B?MXlSU1dKS0Y2Q1lrS21qd1M2UUYrOTJZQVZnbG9xNFAya2kyNy9rN3FxemRx?=
 =?utf-8?B?QllxaVFNc04vZGM0WXgydUpER0hxWlJTT2hrUzNiYjVOb3NBTHEzRzJ4S3Qy?=
 =?utf-8?B?TzFrZklZeG02dE5HdmNDbG9oWmZKS0tqZzlaUzVreFdzeU1rWnQxV3NSWC9v?=
 =?utf-8?B?RkJVVHVwWlAveWtPQ2s5cU5PY080S0RwS2RMb0NiYnljUnhGVFFzemtidUhH?=
 =?utf-8?B?dXJWZUtHUkR2cUJyNGV2YllqdVZ0L2d0T2o5Z1lJem9nYnEvYkEwZEUxNTdw?=
 =?utf-8?Q?MegFglbZSHCOyTafr8goi4HyB?=
X-MS-Exchange-CrossTenant-Network-Message-Id: d480c237-a5e5-4df9-9552-08dc68a1db53
X-MS-Exchange-CrossTenant-AuthSource: BL1PR11MB5978.namprd11.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Apr 2024 23:12:36.0966
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 46c98d88-e344-4ed4-8496-4ed7712e255d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Hjr9gzvrHk7keY0z7ZTVNS23R5S/FivvJxSZdfpi7xMt4oNKdmKDwETfm73C+bdLFT5YsBvwTxjJNg5SuMJElQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR11MB7262
X-OriginatorOrg: intel.com


On 30/04/2024 8:06 am, Sean Christopherson wrote:
> On Mon, Apr 29, 2024, Kai Huang wrote:
>> On Thu, 2024-04-25 at 15:43 -0700, Sean Christopherson wrote:
>>>> And the odd is currently the common SEAMCALL functions, a.k.a,
>>>> __seamcall() and seamcall() (the latter is a mocro actually), both return
>>>> u64, so if we want to have such CR4.VMX check code in the common code, we
>>>> need to invent a new error code for it.
>>>
>>> Oh, I wasn't thinking that we'd check CR4.VMXE before *every* SEAMCALL, just
>>> before the TDH.SYS.LP.INIT call, i.e. before the one that is most likely to fail
>>> due to a software bug that results in the CPU not doing VMXON before enabling
>>> TDX.
>>>
>>> Again, my intent is to add a simple, cheap, and targeted sanity check to help
>>> deal with potential failures in code that historically has been less than rock
>>> solid, and in function that has a big fat assumption that the caller has done
>>> VMXON on the CPU.
>>
>> I see.
>>
>> (To be fair, personally I don't recall that we ever had any bug due to
>> "cpu not in post-VMXON before SEAMCALL", but maybe it's just me. :-).)
>>
>> But if tdx_enable() doesn't call tdx_cpu_enable() internally, then we will
>> have two functions need to handle.
> 
> Why?  I assume there will be exactly one caller of TDH.SYS.LP.INIT.

Right, it's only done in tdx_cpu_enable().

I was thinking "the one that is most likely to fail" isn't just 
TDH.SYS.LP.INIT in this case, but also could be any SEAMCALL that is 
firstly run on any online cpu inside tdx_enable().

Or perhaps you were thinking once tdx_cpu_enable() is called on one cpu, 
then we can safely assume that cpu must be in post-VMXON, despite we 
have two separate functions: tdx_cpu_enable() and tdx_enable().

> 
>> For tdx_enable(), given it's still good idea to disable CPU hotplug around
>> it, we can still do some check for all online cpus at the beginning, like:
>>
>> 	on_each_cpu(check_cr4_vmx(), &err, 1);
> 
> If it gets to that point, just omit the check.  I really think you're making much
> ado about nothing.  

Yeah.

> My suggestion is essentially "throw in a CR4.VMXE check before
> TDH.SYS.LP.INIT if it's easy".  If it's not easy for some reason, then don't do
> it.

I see.  The disconnection between us is I am not super clear why we 
should treat TDH.SYS.LP.INIT as a special one that deserves a CR4.VMXE 
check but not other SEAMCALLs.

Anyway, I don't think adding such check or not matters a lot at this 
stage, and I don't want to jeopardize any more time from you on this.  :-)