Received: by 2002:ab2:1689:0:b0:1f7:5705:b850 with SMTP id d9csp1726350lqa; Mon, 29 Apr 2024 18:23:55 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCU6sOVXglFf6S1FYv/SlkS8/8owOIh71xgL1EVR9jSwu8ypLotMzM+29UsxKzEz9xLYG8TKep5aGWiowjmHZmIhA0Y+p05Vr6WAAhbFfg== X-Google-Smtp-Source: AGHT+IH3C3EoXZ9WHRtXXU+gMsiOni4t6PZxObb9C/OZuXO7xEGBCN7jMMljSIziaWlzw1z6NwVs X-Received: by 2002:a17:902:be15:b0:1e3:c419:35c2 with SMTP id r21-20020a170902be1500b001e3c41935c2mr10052639pls.34.1714440235263; Mon, 29 Apr 2024 18:23:55 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1714440235; cv=pass; d=google.com; s=arc-20160816; b=RIhM8vSYT3fQ0zop/Ke6zJCNlSIv/n1FiEi0/7tYs918jH3F9stVZ7M1sI2B+yFEC9 F+61cfqEdIE5E26wxCvYX0NVhjXzDJWTnJ//auRf1uXDomQQVoxLHwr/3u4ZfUx6Ty+H M/7W53kUMfsdOpON1Gn7dygrGDY6tfQmFmuPHe0bZdIPN8S6FchXjG3G/3aPlbKTIOhP 2aF9UKwkjZcvo+U0kyXqMft8hrlFHiVjmYmHT2UUPmS8b4q4T67A+xV0hdlZ++FGitcY yUVh2OZO6gtSeTkwp5zMIgaD8whU/S+lIN5lUR8zeG4NUXf8Rnv5UIVviOdMxMITa8Ge vK6g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:list-unsubscribe:list-subscribe:list-id:precedence :dkim-signature; bh=3PdUb9LjsVDNf6ovn3H4/jD8perb1PvcBrJUScqHFek=; fh=F9tnoRwf3+3JP0ULlaa1s+FaAlAWGwYBRfKVzldL0KU=; b=vNZVaCi7fNMnz2K7hqMcTZBEKbHoJOVw/jwu8uoY+jy650oAwsCl8t7YlboMJQDGlp GZJopW/CO3GJhqUGb9h8pJiD8TMkJGYriK2kFbYH1BzhNMpwZCh6k9Gyt8YEfoMDERag JoapvwqpRecz4NzdK8Jrh3mFxg0gXoW+da41Cgkw+aVJiCpmzNt4313HS2oIduInVBz0 G3po9jI+X4Jrbp4OfSKSnFbEuJUsek978uGA6bELeRiDYj3YzXmHpymx4iME9jVUBAHh 6kP/j42y/ZvwvO9y9iF6T24zfAOBFQCf3HEOvlJvHemwyb1kSAR5/EUjT9rMjnc3E6Ot A+sA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@jms.id.au header.s=google header.b=WW2m5ioI; arc=pass (i=1 spf=pass spfdomain=gmail.com dkim=pass dkdomain=jms.id.au); spf=pass (google.com: domain of linux-kernel+bounces-163222-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-163222-linux.lists.archive=gmail.com@vger.kernel.org" Return-Path: Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [147.75.48.161]) by mx.google.com with ESMTPS id j5-20020a170903024500b001eb510e0186si5542765plh.332.2024.04.29.18.23.54 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 29 Apr 2024 18:23:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-163222-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) client-ip=147.75.48.161; Authentication-Results: mx.google.com; dkim=pass header.i=@jms.id.au header.s=google header.b=WW2m5ioI; arc=pass (i=1 spf=pass spfdomain=gmail.com dkim=pass dkdomain=jms.id.au); spf=pass (google.com: domain of linux-kernel+bounces-163222-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.48.161 as permitted sender) smtp.mailfrom="linux-kernel+bounces-163222-linux.lists.archive=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id 09146B221C4 for ; Tue, 30 Apr 2024 01:23:53 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 1D21520EB; Tue, 30 Apr 2024 01:23:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=jms.id.au header.i=@jms.id.au header.b="WW2m5ioI" Received: from mail-ej1-f41.google.com (mail-ej1-f41.google.com [209.85.218.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1F4D68F44; Tue, 30 Apr 2024 01:23:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714440224; cv=none; b=OwEG0Mm1c6Wcm+K3sXizXLF/Gdj5Fcl8gkHdvnFxuE3MP8u/+dFLtNw5WkAFhVWJss2e8iTj85xW6frRvxM85u88KVKEC6HcMo3Bnsb/czIU0i7+bMsEE0aw+1sX7527crSkz+7N1CnaePJVYN1kkpZYP4dI24H2UX88nFG4FKU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714440224; c=relaxed/simple; bh=TnZwfsZx2ucZBjN6mOTryW5KGCua9reu3XD0pu2IX3A=; h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject: To:Cc:Content-Type; b=NTtb5QqcXwBFAMRxdJiAaK3oTPoYp5Rk4JEvkkhorMq2PRwVqtBuSCaBZagAl/ofUVXfUzPTzvyugFyCYqqATitYUuGsQm89oC4JJsd+BemxoLIlaqLEotorDcV9kalsO0+G1MZdp0dkCo3F6E5ttCQVc/GXGUhIe+pizExQub4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jms.id.au; spf=pass smtp.mailfrom=gmail.com; dkim=pass (1024-bit key) header.d=jms.id.au header.i=@jms.id.au header.b=WW2m5ioI; arc=none smtp.client-ip=209.85.218.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=jms.id.au Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Received: by mail-ej1-f41.google.com with SMTP id a640c23a62f3a-a58e7628aeaso326223866b.2; Mon, 29 Apr 2024 18:23:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jms.id.au; s=google; t=1714440220; x=1715045020; darn=vger.kernel.org; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=3PdUb9LjsVDNf6ovn3H4/jD8perb1PvcBrJUScqHFek=; b=WW2m5ioIwpsrh6dTDjwG0p2FL+qSR0gOogIHuPvBD9LlhneBYUl4UjNWMVQXVwUfmK XqNuyaX14XfynPG/BBCphHXdrALMe6YxxiDcYj/xMKA/DNUs7U52P8yiiGZFxLfa70Kt fY9WT3KEzOKjapdgh7/79KBFkl3714+jGEBAI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1714440220; x=1715045020; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=3PdUb9LjsVDNf6ovn3H4/jD8perb1PvcBrJUScqHFek=; b=des0yxjF8DrbCuNRbijLl6fV/gECuNTL12pBAt4bOhGra1DJ0mpFm71uswTaXm4rXd 6wMjy+5GbIp82Jy4Ye50McRE2S5qAcIe6alnATl8J55uEhQ4vo2PcJ19Fh2Mcd9C3As+ al3VJ01Ne/aZZ8JHByuQ1rzknkb1w+NBpJMaHXnKgKYr8OY+QFOPiUqLD5Fsd7mAotCN LHU6UptB46aZ8rLucg+gkfNpwMovCSn3cEJfAK29/LZa/3hmRRqaMQhuA7OoSw+1wR3p l4weH9n7WGQX87qK5vc5JKySFftFe7qNcqNMsDYlu+ahN0Q4KpICJ+THD6mJPmEWWW3S 99/g== X-Forwarded-Encrypted: i=1; AJvYcCXxvuTwTCTYqd0mKK5gHqW9peT4f5jypzG8AboYLlJo8YVQSeY0Hj44Fd4pCxRZ3CKpm4hQm/51BrFXN3GfIRlDTdofhoKf9foqpMNbE8y3+ST2x8/FMdZ8jDbE31OzSSlQVee2k9PaNQ== X-Gm-Message-State: AOJu0YyxMVyce9T7BU31bxjbxIKgi+9gBwKGqXCmeByc2ZYNbljwbGkz h68tFVixhI/HJweP4ox+6UzOX01LFKdcaosesEiX3hQhGbv4UetYHeUwxzUzIt35XhWVfbqBueH 890U1emTMkKyyT9WOn0I4RS7QJgw= X-Received: by 2002:a17:906:46c3:b0:a58:a312:d2f1 with SMTP id k3-20020a17090646c300b00a58a312d2f1mr789224ejs.13.1714440220010; Mon, 29 Apr 2024 18:23:40 -0700 (PDT) Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 References: <20231120121954.19926-4-zev@bewilderbeest.net> <20231120121954.19926-6-zev@bewilderbeest.net> In-Reply-To: <20231120121954.19926-6-zev@bewilderbeest.net> From: Joel Stanley Date: Tue, 30 Apr 2024 10:53:27 +0930 Message-ID: Subject: Re: [PATCH v2 2/2] ARM: dts: aspeed: Add ASRock SPC621D8HM3 BMC To: Zev Weiss , Andrew Jeffery Cc: Rob Herring , Krzysztof Kozlowski , Conor Dooley , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-aspeed@lists.ozlabs.org, linux-kernel@vger.kernel.org, openbmc@lists.ozlabs.org Content-Type: text/plain; charset="UTF-8" Hi Zev, On Mon, 20 Nov 2023 at 22:50, Zev Weiss wrote: > > This is a Xeon board broadly similar (aside from CPU vendor) to the > already-support romed8hm3 (half-width, single-socket, ast2500). It > doesn't require anything terribly special for OpenBMC support, so this > device-tree should provide everything necessary for basic > functionality with it. We've had these in the aspeed tree for a while, but as I was on leave there was no pull request. I'm just putting one together now and noticed some unusual looking device tree compatibles: WARNING: DT compatible string "renesas,isl69269" appears un-documented -- check ./Documentation/devicetree/bindings/ #220: FILE: arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-e3c256d4i.dts:181: + compatible = "renesas,isl69269", "isl69269"; WARNING: DT compatible string "isl69269" appears un-documented -- check ./Documentation/devicetree/bindings/ #220: FILE: arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-e3c256d4i.dts:181: + compatible = "renesas,isl69269", "isl69269"; WARNING: DT compatible string "st,24c128" appears un-documented -- check ./Documentation/devicetree/bindings/ #230: FILE: arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-e3c256d4i.dts:191: + compatible = "st,24c128", "atmel,24c128"; Can you update the patch to be checkpatch clean when applied to v6.9? Cheers, Joel > > Signed-off-by: Zev Weiss > --- > arch/arm/boot/dts/aspeed/Makefile | 1 + > .../aspeed/aspeed-bmc-asrock-spc621d8hm3.dts | 324 ++++++++++++++++++ > 2 files changed, 325 insertions(+) > create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-spc621d8hm3.dts > > diff --git a/arch/arm/boot/dts/aspeed/Makefile b/arch/arm/boot/dts/aspeed/Makefile > index d3ac20e316d0..2df0a2e88df7 100644 > --- a/arch/arm/boot/dts/aspeed/Makefile > +++ b/arch/arm/boot/dts/aspeed/Makefile > @@ -10,6 +10,7 @@ dtb-$(CONFIG_ARCH_ASPEED) += \ > aspeed-bmc-arm-stardragon4800-rep2.dtb \ > aspeed-bmc-asrock-e3c246d4i.dtb \ > aspeed-bmc-asrock-romed8hm3.dtb \ > + aspeed-bmc-asrock-spc621d8hm3.dtb \ > aspeed-bmc-bytedance-g220a.dtb \ > aspeed-bmc-delta-ahe50dc.dtb \ > aspeed-bmc-facebook-bletchley.dtb \ > diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-spc621d8hm3.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-spc621d8hm3.dts > new file mode 100644 > index 000000000000..555485871e7a > --- /dev/null > +++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-spc621d8hm3.dts > @@ -0,0 +1,324 @@ > +// SPDX-License-Identifier: GPL-2.0+ > +/dts-v1/; > + > +#include "aspeed-g5.dtsi" > +#include > +#include > +#include > +#include > + > +/{ > + model = "ASRock SPC621D8HM3 BMC"; > + compatible = "asrock,spc621d8hm3-bmc", "aspeed,ast2500"; > + > + aliases { > + serial4 = &uart5; > + > + i2c20 = &i2c1mux0ch0; > + i2c21 = &i2c1mux0ch1; > + }; > + > + chosen { > + stdout-path = &uart5; > + }; > + > + memory@80000000 { > + reg = <0x80000000 0x20000000>; > + }; > + > + leds { > + compatible = "gpio-leds"; > + > + /* BMC heartbeat */ > + led-0 { > + gpios = <&gpio ASPEED_GPIO(H, 6) GPIO_ACTIVE_LOW>; > + function = LED_FUNCTION_HEARTBEAT; > + color = ; > + linux,default-trigger = "timer"; > + }; > + > + /* system fault */ > + led-1 { > + gpios = <&gpio ASPEED_GPIO(Z, 2) GPIO_ACTIVE_LOW>; > + function = LED_FUNCTION_FAULT; > + color = ; > + panic-indicator; > + }; > + }; > + > + iio-hwmon { > + compatible = "iio-hwmon"; > + io-channels = <&adc 0>, <&adc 1>, <&adc 2>, <&adc 3>, > + <&adc 4>, <&adc 5>, <&adc 6>, <&adc 7>, > + <&adc 8>, <&adc 9>, <&adc 10>, <&adc 11>, > + <&adc 12>, <&adc 13>, <&adc 14>, <&adc 15>; > + }; > +}; > + > +&fmc { > + status = "okay"; > + flash@0 { > + status = "okay"; > + m25p,fast-read; > + label = "bmc"; > + spi-max-frequency = <50000000>; /* 50 MHz */ > +#include "openbmc-flash-layout-64.dtsi" > + }; > +}; > + > +&uart5 { > + status = "okay"; > +}; > + > +&vuart { > + status = "okay"; > + aspeed,lpc-io-reg = <0x2f8>; > + aspeed,lpc-interrupts = <3 IRQ_TYPE_LEVEL_HIGH>; > +}; > + > +&mac0 { > + status = "okay"; > + > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_rgmii1_default &pinctrl_mdio1_default>; > + > + nvmem-cells = <ð0_macaddress>; > + nvmem-cell-names = "mac-address"; > +}; > + > +&i2c0 { > + status = "okay"; > +}; > + > +&i2c1 { > + status = "okay"; > + > + /* hardware monitor/thermal sensor */ > + temperature-sensor@29 { > + compatible = "nuvoton,nct7802"; > + reg = <0x29>; > + }; > + > + /* motherboard temp sensor (TMP1, near BMC) */ > + temperature-sensor@4c { > + compatible = "nuvoton,w83773g"; > + reg = <0x4c>; > + }; > + > + /* motherboard FRU eeprom */ > + eeprom@50 { > + compatible = "st,24c128", "atmel,24c128"; > + reg = <0x50>; > + pagesize = <16>; > + #address-cells = <1>; > + #size-cells = <1>; > + > + eth0_macaddress: macaddress@3f80 { > + reg = <0x3f80 6>; > + }; > + }; > + > + /* M.2 slot smbus mux */ > + i2c-mux@71 { > + compatible = "nxp,pca9545"; > + reg = <0x71>; > + #address-cells = <1>; > + #size-cells = <0>; > + > + i2c1mux0ch0: i2c@0 { > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <0>; > + }; > + > + i2c1mux0ch1: i2c@1 { > + #address-cells = <1>; > + #size-cells = <0>; > + reg = <1>; > + }; > + }; > +}; > + > +&i2c2 { > + status = "okay"; > +}; > + > +&i2c3 { > + status = "okay"; > +}; > + > +&i2c4 { > + status = "okay"; > +}; > + > +&i2c5 { > + status = "okay"; > +}; > + > +&i2c6 { > + status = "okay"; > +}; > + > +&i2c7 { > + status = "okay"; > +}; > + > +&i2c8 { > + status = "okay"; > +}; > + > +&i2c9 { > + status = "okay"; > +}; > + > +&i2c10 { > + status = "okay"; > +}; > + > +&i2c11 { > + status = "okay"; > +}; > + > +&i2c12 { > + status = "okay"; > +}; > + > +&i2c13 { > + status = "okay"; > +}; > + > +&video { > + status = "okay"; > +}; > + > +&vhub { > + status = "okay"; > +}; > + > +&lpc_ctrl { > + status = "okay"; > +}; > + > +&lpc_snoop { > + status = "okay"; > + snoop-ports = <0x80>; > +}; > + > +&kcs3 { > + status = "okay"; > + aspeed,lpc-io-reg = <0xca2>; > +}; > + > +&peci0 { > + status = "okay"; > +}; > + > +&pwm_tacho { > + status = "okay"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_pwm0_default > + &pinctrl_pwm2_default > + &pinctrl_pwm3_default > + &pinctrl_pwm4_default>; > + > + fan@0 { > + reg = <0x00>; > + aspeed,fan-tach-ch = /bits/ 8 <0x00>; > + }; > + > + fan@2 { > + reg = <0x02>; > + aspeed,fan-tach-ch = /bits/ 8 <0x02>; > + }; > + > + fan@3 { > + reg = <0x03>; > + aspeed,fan-tach-ch = /bits/ 8 <0x03>; > + }; > + > + fan@4 { > + reg = <0x04>; > + aspeed,fan-tach-ch = /bits/ 8 <0x04>; > + }; > +}; > + > +&gpio { > + status = "okay"; > + gpio-line-names = > + /* A */ "LOCATORLED_STATUS_N", "LOCATORBTN_N", > + "BMC_READY_N", "FM_SPD_DDRCPU_LVLSHFT_EN", > + "", "", "", "", > + /* B */ "NODE_ID_1", "NODE_ID_2", "PSU_FAN_FAIL_N", "", > + "", "", "", "GPIO_RST", > + /* C */ "", "", "", "", "", "", "", "", > + /* D */ "FP_PWR_BTN_MUX_N", "FM_BMC_PWRBTN_OUT_N", > + "FP_RST_BTN_N", "RST_BMC_RSTBTN_OUT_N", > + "NMI_BTN_N", "BMC_NMI", > + "", "", > + /* E */ "", "", "", "FM_ME_RCVR_N", "", "", "", "", > + /* F */ "BMC_SMB_SEL_N", "FM_CPU2_DISABLE_COD_N", > + "FM_REMOTE_DEBUG_BMC_EN", "FM_CPU_ERR0_LVT3_EN", > + "FM_CPU_ERR1_LVT3_EN", "FM_CPU_ERR2_LVT3_EN", > + "FM_MEM_THERM_EVENT_CPU1_LVT3_N", "FM_MEM_THERM_EVENT_CPU2_LVT3_N", > + /* G */ "HWM_BAT_EN", "", "BMC_PHYRST_N", "FM_BIOS_SPI_BMC_CTRL", > + "BMC_ALERT1_N", "BMC_ALERT2_N", "BMC_ALERT3_N", "IRQ_SML0_ALERT_N", > + /* H */ "BMC_SMB_PRESENT_1_N", "FM_PCH_CORE_VID_0", "FM_PCH_CORE_VID_1", "", > + "FM_MFG_MODE", "BMC_RTCRST", "BMC_HB_LED_N", "BMC_CASEOPEN", > + /* I */ "IRQ_PVDDQ_ABCD_CPU1_VRHOT_LVC3_N", "IRQ_PVDDQ_ABCD_CPU2_VRHOT_LVC3_N", > + "IRQ_PVDDQ_EFGH_CPU1_VRHOT_LVC3_N", "IRQ_PVDDQ_EFGH_CPU2_VRHOT_LVC3_N", > + "", "", "", "", > + /* J */ "", "", "", "", "", "", "", "", > + /* K */ "", "", "", "", "", "", "", "", > + /* L */ "", "", "", "", "", "", "", "", > + /* M */ "FM_PVCCIN_CPU1_PWR_IN_ALERT_N", "FM_PVCCIN_CPU2_PWR_IN_ALERT_N", > + "IRQ_PVCCIN_CPU1_VRHOT_LVC3_N", "IRQ_PVCCIN_CPU2_VRHOT_LVC3_N", > + "FM_CPU1_PROCHOT_BMC_LVC3_N", "", > + "FM_CPU1_MEMHOT_OUT_N", "FM_CPU2_MEMHOT_OUT_N", > + /* N */ "", "", "", "", "", "", "", "", > + /* O */ "", "", "", "", "", "", "", "", > + /* P */ "", "", "", "", "", "", "", "", > + /* Q */ "", "", "", "", "", "", "RST_GLB_RST_WARN_N", "PCIE_WAKE_N", > + /* R */ "", "", "FM_BMC_SUSACK_N", "FM_BMC_EUP_LOT6_N", > + "", "FM_BMC_PCH_SCI_LPC_N", "", "", > + /* S */ "FM_DBP_PRESENT_N", "FM_CPU2_SKTOCC_LCT3_N", > + "FM_CPU1_FIVR_FAULT_LVT3", "FM_CPU2_FIVR_FAULT_LVT3", > + "", "", "", "", > + /* T */ "", "", "", "", "", "", "", "", > + /* U */ "", "", "", "", "", "", "", "", > + /* V */ "", "", "", "", "", "", "", "", > + /* W */ "", "", "", "", "", "", "", "", > + /* X */ "", "", "", "", "", "", "", "", > + /* Y */ "FM_SLPS3_N", "FM_SLPS4_N", "", "FM_BMC_ONCTL_N_PLD", > + "", "", "", "", > + /* Z */ "FM_CPU_MSMI_CATERR_LVT3_N", "", "SYSTEM_FAULT_LED_N", "BMC_THROTTLE_N", > + "", "", "", "", > + /* AA */ "FM_CPU1_THERMTRIP_LATCH_LVT3_N", "FM_CPU2_THERMTRIP_LATCH_LVT3_N", > + "FM_BIOS_POST_COMPLT_N", "DBP_BMC_SYSPWROK", > + "", "IRQ_SML0_ALERT_MUX_N", > + "IRQ_SMI_ACTIVE_N", "IRQ_NMI_EVENT_N", > + /* AB */ "FM_PCH_BMC_THERMTRIP_N", "PWRGD_SYS_PWROK", > + "ME_OVERRIDE", "IRQ_BMC_PCH_SMI_LPC_N", > + "", "", "", "", > + /* AC */ "", "", "", "", "", "", "", ""; > +}; > + > +&adc { > + status = "okay"; > + pinctrl-names = "default"; > + pinctrl-0 = <&pinctrl_adc0_default /* 3VSB */ > + &pinctrl_adc1_default /* 5VSB */ > + &pinctrl_adc2_default /* CPU1 */ > + &pinctrl_adc3_default /* NC */ > + &pinctrl_adc4_default /* VCCMABCD */ > + &pinctrl_adc5_default /* VCCMEFGH */ > + &pinctrl_adc6_default /* NC */ > + &pinctrl_adc7_default /* NC */ > + &pinctrl_adc8_default /* PVNN_PCH */ > + &pinctrl_adc9_default /* 1P05PCH */ > + &pinctrl_adc10_default /* 1P8PCH */ > + &pinctrl_adc11_default /* BAT */ > + &pinctrl_adc12_default /* 3V */ > + &pinctrl_adc13_default /* 5V */ > + &pinctrl_adc14_default /* 12V */ > + &pinctrl_adc15_default>; /* GND */ > +}; > -- > 2.42.0 >