Received: by 2002:ab2:1689:0:b0:1f7:5705:b850 with SMTP id d9csp2023685lqa; Tue, 30 Apr 2024 06:30:01 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCWi0lmjKcPZnQTGdky7LUipclXtQkma1tK/zHyZyNNiyBJyd/ybAscVEvRjWZET29vPnmBorgs7FFLMlqZdRAA8H2n1m4jjAfKYnxSyDg== X-Google-Smtp-Source: AGHT+IGM/t9GXYkOiaLjUpZCuTDbuRcyepICvZChX0YZcQQbIqeXN8fiT8HkQgRfNH03uPHg11JX X-Received: by 2002:a50:9e4d:0:b0:56e:22b6:d924 with SMTP id z71-20020a509e4d000000b0056e22b6d924mr8764624ede.13.1714483800869; Tue, 30 Apr 2024 06:30:00 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1714483800; cv=pass; d=google.com; s=arc-20160816; b=r5nrINF9eZtwMdlnjdZSPBBvraSN7YNLbky6lNkplt/v6irsqcbrs7yORdD6LlUPmF jOzSerjBxatttfMP6IdzRr/XXOWlBZzz8+8maZQA2QA3cMbIR846nXAfSiJlMHh7yCWB l9Uhwaw+UNQQ5fWNplXhQ7POmq558gH9sFcWkDEVmbOD80s+Jd7KbkYIuUdvaZ5LlOCA rCE0Y+aMI4nXeWBXL6+nb+eCwt3Sgh8yn2hcgYjIO1N9CgmOWYEwEqiiTonipFsdd9/a 4SfGlm2OiieZVV6Fxk/OEY7rGE2Wgr5MHYunc4jo5+/Y8kKy9t5Fr7+i4Fs/re1bGlIc LrFg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:precedence:robot-unsubscribe:robot-id :message-id:mime-version:list-unsubscribe:list-subscribe:list-id :precedence:references:in-reply-to:cc:subject:to:reply-to:sender :from:dkim-signature:dkim-signature:date; bh=iwIQowP5NbIfhFJt4H8i3QS+QD1/Vwj+A6CcW0Y7kDU=; fh=R7LqAt/jSCi02Q5rwNYol6TuujP5ISPK9p+EdW5x3xs=; b=Z2W15ROSoAWJfFPlAFSicM4c07dzEqlx6cfJC2ld/H5jiwcycFwbMYvWQbrZtauiNI B7Roen22vKpVEn2WDfvfw3voNgTe/ibuqCNzieWTOkG07DftiPULDYDYvfAqfgCYg6gd xsPczbzVr4l2JliXUsaKEIPlNkPxF0ZlVTLaSN2Zgt2Wxj94houN8EWS5tEp2VsVCtJ0 5/ke5y8FTKrXGb1z42roLDfjikBasBtOzgDRznzm9/JILkQ30H7HMmscgFpkxwjVjkEx zg672Lii4clhSXBNpXk3PPUMJsKp+jAt6aOxlx/MareY1WCRJAWKi1T+AYci3B5z8Upj upeA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=O6ay+xhz; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e; arc=pass (i=1 spf=pass spfdomain=linutronix.de dkim=pass dkdomain=linutronix.de dmarc=pass fromdomain=linutronix.de); spf=pass (google.com: domain of linux-kernel+bounces-164004-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-164004-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id 26-20020a50875a000000b005721e7edb08si9413866edv.46.2024.04.30.06.30.00 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 30 Apr 2024 06:30:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-164004-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=O6ay+xhz; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e; arc=pass (i=1 spf=pass spfdomain=linutronix.de dkim=pass dkdomain=linutronix.de dmarc=pass fromdomain=linutronix.de); spf=pass (google.com: domain of linux-kernel+bounces-164004-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-164004-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 794791F22828 for ; Tue, 30 Apr 2024 13:30:00 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 858EC174EDE; Tue, 30 Apr 2024 13:28:49 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linutronix.de header.i=@linutronix.de header.b="O6ay+xhz"; dkim=permerror (0-bit key) header.d=linutronix.de header.i=@linutronix.de header.b="BldPjh3F" Received: from galois.linutronix.de (Galois.linutronix.de [193.142.43.55]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 46866172761; Tue, 30 Apr 2024 13:28:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=193.142.43.55 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714483727; cv=none; b=d/W7Ir5eqMtfMdtWOv7+gFeo4a2a8otYPCB+V1JcZG+jj6heoXV/EDkrIoCr9idlif/+jRhiv8rW+/Bd8w4JF9qplvuN00ZtQnH+dN8Y0zAnPKzjpr6TLq+KlTPWUMuVEgXsKdG4itCBAMbSBkTvCrHzkPR/D/6WuszthhFp3ic= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714483727; c=relaxed/simple; bh=kYjbKEEMkVwrFRhNGQ33voLjXhGXZblGrpkBGIelQXM=; h=Date:From:To:Subject:Cc:In-Reply-To:References:MIME-Version: Message-ID:Content-Type; b=tkmILZV23c4SyaES2hS9ea1m8KdL5pz0yS8ywzxq4Kyz90gbwx2Ad+rBgfMFKeR3xPzQ0KFKsCCj8Me8cVK6E6fNw2uOpl2pKgC31Zb9INDKHgIz4FdEl2/lSLMNd6X7ZtIcBjDyg0ZdTIc8HdCJNhv5Miy7TwmCWV7phnJjjSU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linutronix.de; spf=pass smtp.mailfrom=linutronix.de; dkim=pass (2048-bit key) header.d=linutronix.de header.i=@linutronix.de header.b=O6ay+xhz; dkim=permerror (0-bit key) header.d=linutronix.de header.i=@linutronix.de header.b=BldPjh3F; arc=none smtp.client-ip=193.142.43.55 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linutronix.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linutronix.de Date: Tue, 30 Apr 2024 13:28:42 -0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1714483722; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=iwIQowP5NbIfhFJt4H8i3QS+QD1/Vwj+A6CcW0Y7kDU=; b=O6ay+xhzYnTEzevFe+3PTHbpTz8WN+G2xn0foLbsdByWydRNrEWFa+Mj4CXNckS1Hj1lon cs6gI+7x455n17wyGbLi16YLas33stTjtWoVWjNL6YyTRiWpubIPVH8h+aExAeXx/8BtSK jsV9DHNGLkoo4R48gvJNAXKmdQNd1CY6mMA13tqq5gEBU88Y3G32XVwYfD5qnR6dsWH67x jY9BRcm7hyooIEbaTv8dZG0QKmqP7wS7WlOoRvXsWhHKM3RwpyR6I3VHc06gLn5Dew57Wb sXyHeRpYLjGpx48M2i2UKb2UJKjuRqxKv5Nbh1l4nVgWWsAhWFe+k3o/STQVMg== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1714483722; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=iwIQowP5NbIfhFJt4H8i3QS+QD1/Vwj+A6CcW0Y7kDU=; b=BldPjh3FRW0NExtU17zTa4rYnXNCMjv670oK35iRqdnihwaazwUpiwKIdJz1tdpXVMJIj2 5Ggez7U8ShDjOKAw== From: "tip-bot2 for Jacob Pan" Sender: tip-bot2@linutronix.de Reply-to: linux-kernel@vger.kernel.org To: linux-tip-commits@vger.kernel.org Subject: [tip: x86/irq] x86/irq: Reserve a per CPU IDT vector for posted MSIs Cc: Jacob Pan , Thomas Gleixner , x86@kernel.org, linux-kernel@vger.kernel.org In-Reply-To: <20240423174114.526704-6-jacob.jun.pan@linux.intel.com> References: <20240423174114.526704-6-jacob.jun.pan@linux.intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <171448372214.10875.5881265210964630345.tip-bot2@tip-bot2> Robot-ID: Robot-Unsubscribe: Contact to get blacklisted from these emails Precedence: bulk Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit The following commit has been merged into the x86/irq branch of tip: Commit-ID: f5a3562ec9dd29e61735ccf098d8ba05cf6c7c72 Gitweb: https://git.kernel.org/tip/f5a3562ec9dd29e61735ccf098d8ba05cf6c7c72 Author: Jacob Pan AuthorDate: Tue, 23 Apr 2024 10:41:07 -07:00 Committer: Thomas Gleixner CommitterDate: Tue, 30 Apr 2024 00:54:42 +02:00 x86/irq: Reserve a per CPU IDT vector for posted MSIs When posted MSI is enabled, all device MSIs are multiplexed into a single notification vector. MSI handlers will be de-multiplexed at run-time by system software without IDT delivery. Signed-off-by: Jacob Pan Signed-off-by: Thomas Gleixner Link: https://lore.kernel.org/r/20240423174114.526704-6-jacob.jun.pan@linux.intel.com --- arch/x86/include/asm/irq_vectors.h | 8 +++++++- 1 file changed, 7 insertions(+), 1 deletion(-) diff --git a/arch/x86/include/asm/irq_vectors.h b/arch/x86/include/asm/irq_vectors.h index d18bfb2..13aea8f 100644 --- a/arch/x86/include/asm/irq_vectors.h +++ b/arch/x86/include/asm/irq_vectors.h @@ -97,10 +97,16 @@ #define LOCAL_TIMER_VECTOR 0xec +/* + * Posted interrupt notification vector for all device MSIs delivered to + * the host kernel. + */ +#define POSTED_MSI_NOTIFICATION_VECTOR 0xeb + #define NR_VECTORS 256 #ifdef CONFIG_X86_LOCAL_APIC -#define FIRST_SYSTEM_VECTOR LOCAL_TIMER_VECTOR +#define FIRST_SYSTEM_VECTOR POSTED_MSI_NOTIFICATION_VECTOR #else #define FIRST_SYSTEM_VECTOR NR_VECTORS #endif