Received-SPF: pass (google.com: domain of linux-kernel+bounces-164608-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1;
Message-ID: <be5adbf9-1277-4753-9b8a-efadeb5b019e@amd.com>
Date: Tue, 30 Apr 2024 14:43:44 -0400
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH][next] drm/amd/display: Fix spelling various spelling
 mistakes
To: Colin Ian King <colin.i.king@gmail.com>, Leo Li <sunpeng.li@amd.com>,
 Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>,
 =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>,
 Xinhui.Pan@amd.com, David Airlie <airlied@gmail.com>,
 Daniel Vetter <daniel@ffwll.ch>, amd-gfx@lists.freedesktop.org,
 dri-devel@lists.freedesktop.org
Cc: kernel-janitors@vger.kernel.org, linux-kernel@vger.kernel.org
References: <20240424162809.3948457-1-colin.i.king@gmail.com>
Content-Language: en-US
From: Harry Wentland <harry.wentland@amd.com>
In-Reply-To: <20240424162809.3948457-1-colin.i.king@gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?c0pKQ0t2blNGVHgyemhHZWpBTE11bVRqSkNCODJySWNoT1EvbHRQWnpDQzJ0?=
 =?utf-8?B?eGUwMFFlaFBLQ3hnRGVXRVhiL0NBRkFTR1AzNUFKa29kTHZkbC8zWlNTV0Fv?=
 =?utf-8?B?YzJpVlRJbWlqVEY0NGtvVXBZeEpqZ2FQWU5LTW90cy9sTzRYK1p4RzRrY0h4?=
 =?utf-8?B?YjJmMCtzM1hEZ3VVa1JuNkQ4TnM5dHlxSkM2WGVsWXBGTUpnZWdjaU1LbUZW?=
 =?utf-8?B?YUhGOEJNSE1uendETTRwUlBQemo1L1VJcVo0Zm9mR3ZBeVd1VmxuL3FYT3RB?=
 =?utf-8?B?UktVc0Q0bzJwbWlTMjhQcFBCbGxWNTFLQWE1ZTVMZ3l2UFN5M2o1dTBsa0RE?=
 =?utf-8?B?RE9qdkNJdEpRR3ZJaHRkQXZPVVJpUmRwK3BYeGlHQlZVbmRIMEpyR3c4ZTVn?=
 =?utf-8?B?QnFMVlRkNVJIWTlwSW1odkdXaTA4QU03aFk1TGc2WVN2Zjd5aGpxUjdlRnQv?=
 =?utf-8?B?MDFldWg1Z3BxWE51VGExelpaSzJYQjA0cEdLMTBjRGM3M2pGdjRsS20wNlBP?=
 =?utf-8?B?SWtFOHZ6aktZZjNlMmgxZzF6VkhFUkJqYlBuQ1E1aXFjbkR4YzVrL0NvaWRw?=
 =?utf-8?B?QTFvcWJ1d245RENmdkxqbUlzdlhia3RsVUk2c3BVdGVhdGxjQnlScHBQN2lz?=
 =?utf-8?B?TEM0Vkk1QkJ6L2ViQnVvOEczL1hDbUNWMFNHU3lCVmtSeEFUM2c0bnR5VmdC?=
 =?utf-8?B?cTVYSUdGUW42TnlVOWdsUEN3OEV2UTNoeVVMMUFYOUxPd1FrU2lMeUZxa0Ex?=
 =?utf-8?B?eGREWVV4c0dob2g4ZWM0eVZLcmVKRk81NzlHcU54aFF4OCtBa3RFL1VZRFNn?=
 =?utf-8?B?SXRiQnA1RkVIMEMzTS95VEluVzdnejNMelV3em5EYUs4YWFqd3Z6RExHengz?=
 =?utf-8?B?bTFHM0s5VENUUW8rV2k1ZlpkcEYwOVlZZkxMWHpmNnd4WHRkaGNKb2ZaS2d3?=
 =?utf-8?B?KzFsRFVlWkhuZ3lla1U1Zk8ybm1NTmpteHRiWVhZbXRZUUFCSWdzcUp3Z0wv?=
 =?utf-8?B?alcxd1gyUllHY01DYzFhaTB1dEVFQzNEL3hPQjgxZVlGNi9OR3dUbTA3dS9E?=
 =?utf-8?B?bjR3a2I3ZFY0bGpKemEvMnZMTUpOWEo2QkxwVTU5TEdHS1pLU2VHaFc1eldz?=
 =?utf-8?B?aGJpRzRhb2lvK1NJb09ObzFDa1I3KytrVHA3TVFETTVoRDlac0tsdlQ3ZENu?=
 =?utf-8?B?a2VlOVpuSlBWc2dsaXhTam9VM2M1NlFIbHJVRjAwVnowZllyUmpyeEtIVmll?=
 =?utf-8?B?d3lXM3lOT2JhazNsTGdXSlM1TTlQRlpCN2xkdWdOTkNYRE5raDNyYitEdXor?=
 =?utf-8?B?dUF3eS9VN2pDRHN5OExLeS91dTdiRmVZOXhURmliRExkRkVLckltZXpmMDRJ?=
 =?utf-8?B?WXR3SlhBWlVTZ3dHUXYvWGx2T0hwYVNuWmIvaVhnSXFzdE5wamtjOG5JNmhw?=
 =?utf-8?B?eGh0aU1ZUzBncXI2dkk1WWxreU5jLzB0MEVRSW1maFVpYkxJYUllTUp3Uis0?=
 =?utf-8?B?RU8yOWpOVGNaa1M5TFBTNTFwTzFoaytVbFoySHBDQjZqS2w4V05HNmRYU2tZ?=
 =?utf-8?B?TUdBMXdNdDFLbUtsTzY4YUg5V2hEdlRGRnRmNGo1dmp6Wk5PM0xtalBocFYy?=
 =?utf-8?B?QVZZZnVZWVZFbU9GVDRBMlEyUWVpbmtpMVNvdlhIUzhoVUN4MDNxdTVmMVRp?=
 =?utf-8?B?RERsK1ZjSzc0dW1rYXpBNTlTQ2hVSXhLYjhHdW1XYVp5OUNoblJxV1I0YlBY?=
 =?utf-8?B?S3QzcDd2SE5UeXhPLzhUbkdGVnI0WFVqRXVhbVpCOVhvbmxRU3NwMlloUDhm?=
 =?utf-8?B?MGJ4b09ON3RmY2FqenJCMXhsUHVGRnNrY212MXdMUWRYcUhDelZHSGNmcXFM?=
 =?utf-8?B?djVtZXhraE41MzNOS1VOamZrUDVTZmZncHJkaE1GMzJkb2NuNGFkd0F4Rnpm?=
 =?utf-8?B?dS9JSjBqNVVGUVEveDdTSHRCalB5VWI5ejRLN2Z1QmZWSkwrWktDUS8vMytQ?=
 =?utf-8?B?aUcySDVCNXQwb0Nnejh2NUVRM1JOS3plL1ZZa2E1RHptR0R2MUxWY0RBRFM2?=
 =?utf-8?B?cVJaaFZFelNBVFdUanpNWGtLSzZHK0pubS92bFpsa3FuOHVhYTUxT1JzZnpX?=
 =?utf-8?Q?ME7dAxg0+xGlwdBnslQ0uWcx6?=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 769084dc-3b2d-4b65-b6f6-08dc69457923
X-MS-Exchange-CrossTenant-AuthSource: CO6PR12MB5427.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Apr 2024 18:43:48.7368
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: pr/KARK8iaWLRt/bqFqt7dDZiBRWg82ywma8Rg2Xlfrk5IKEQDT8TKOg7/N9D3hJvrXSPpLcZKRGdoumds85dQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL3PR12MB6619


On 2024-04-24 12:28, Colin Ian King wrote:
> There are various spelling mistakes in dml2_printf messages, fix them.
> 

Thanks.

Reviewed-by: Harry Wentland <harry.wentland@amd.com>

In the process of merging it into amd-staging-drm-next.

Harry

> Signed-off-by: Colin Ian King <colin.i.king@gmail.com>
> ---
>  .../dc/dml2/dml21/src/dml2_core/dml2_core_dcn4_calcs.c      | 6 +++---
>  .../display/dc/dml2/dml21/src/dml2_core/dml2_core_shared.c  | 6 +++---
>  2 files changed, 6 insertions(+), 6 deletions(-)
> 
> diff --git a/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/dml2_core_dcn4_calcs.c b/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/dml2_core_dcn4_calcs.c
> index 846b0ae48596..2dea5965d02f 100644
> --- a/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/dml2_core_dcn4_calcs.c
> +++ b/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/dml2_core_dcn4_calcs.c
> @@ -5566,7 +5566,7 @@ static bool CalculatePrefetchSchedule(struct dml2_core_internal_scratch *scratch
>  		dml2_printf("DML: Tvm: %fus - time to fetch vm\n", s->TimeForFetchingVM);
>  		dml2_printf("DML: Tr0: %fus - time to fetch first row of data pagetables\n", s->TimeForFetchingRowInVBlank);
>  		dml2_printf("DML: Tsw: %fus = time to fetch enough pixel data and cursor data to feed the scalers init position and detile\n", (double)s->LinesToRequestPrefetchPixelData * s->LineTime);
> -		dml2_printf("DML: To: %fus - time for propogation from scaler to optc\n", (*p->DSTYAfterScaler + ((double)(*p->DSTXAfterScaler) / (double)p->myPipe->HTotal)) * s->LineTime);
> +		dml2_printf("DML: To: %fus - time for propagation from scaler to optc\n", (*p->DSTYAfterScaler + ((double)(*p->DSTXAfterScaler) / (double)p->myPipe->HTotal)) * s->LineTime);
>  		dml2_printf("DML: Tvstartup - TSetup - Tcalc - TWait - Tpre - To > 0\n");
>  		dml2_printf("DML: Tslack(pre): %fus - time left over in schedule\n", p->VStartup * s->LineTime - s->TimeForFetchingVM - 2 * s->TimeForFetchingRowInVBlank - (*p->DSTYAfterScaler + ((double)(*p->DSTXAfterScaler) / (double)p->myPipe->HTotal)) * s->LineTime - p->TWait - p->TCalc - *p->TSetup);
>  		dml2_printf("DML: row_bytes = dpte_row_bytes (per_pipe) = PixelPTEBytesPerRow = : %u\n", p->PixelPTEBytesPerRow);
> @@ -7825,7 +7825,7 @@ static bool dml_core_mode_support(struct dml2_core_calcs_mode_support_ex *in_out
>  	dml2_printf("DML::%s: mode_lib->ms.FabricClock = %f\n", __func__, mode_lib->ms.FabricClock);
>  	dml2_printf("DML::%s: mode_lib->ms.uclk_freq_mhz = %f\n", __func__, mode_lib->ms.uclk_freq_mhz);
>  	dml2_printf("DML::%s: max_urgent_latency_us = %f\n", __func__, mode_lib->ms.support.max_urgent_latency_us);
> -	dml2_printf("DML::%s: urgent latency tolarance = %f\n", __func__, ((mode_lib->ip.rob_buffer_size_kbytes - mode_lib->ip.pixel_chunk_size_kbytes) * 1024 / (mode_lib->ms.DCFCLK * mode_lib->soc.return_bus_width_bytes)));
> +	dml2_printf("DML::%s: urgent latency tolerance = %f\n", __func__, ((mode_lib->ip.rob_buffer_size_kbytes - mode_lib->ip.pixel_chunk_size_kbytes) * 1024 / (mode_lib->ms.DCFCLK * mode_lib->soc.return_bus_width_bytes)));
>  	dml2_printf("DML::%s: ROBSupport = %u\n", __func__, mode_lib->ms.support.ROBSupport);
>  #endif
>  
> @@ -10603,7 +10603,7 @@ static bool dml_core_mode_programming(struct dml2_core_calcs_mode_programming_ex
>  				if (display_cfg->plane_descriptors[k].immediate_flip && mode_lib->mp.ImmediateFlipSupportedForPipe[k] == false) {
>  					mode_lib->mp.ImmediateFlipSupported = false;
>  #ifdef __DML_VBA_DEBUG__
> -					dml2_printf("DML::%s: Pipe %0d not supporing iflip!\n", __func__, k);
> +					dml2_printf("DML::%s: Pipe %0d not supporting iflip!\n", __func__, k);
>  #endif
>  				}
>  			}
> diff --git a/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/dml2_core_shared.c b/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/dml2_core_shared.c
> index 0ef77a89d984..d1d4fe062d4e 100644
> --- a/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/dml2_core_shared.c
> +++ b/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/dml2_core_shared.c
> @@ -2023,7 +2023,7 @@ bool dml2_core_shared_mode_support(struct dml2_core_calcs_mode_support_ex *in_ou
>  	dml2_printf("DML::%s: mode_lib->ms.FabricClock = %f\n", __func__, mode_lib->ms.FabricClock);
>  	dml2_printf("DML::%s: mode_lib->ms.uclk_freq_mhz = %f\n", __func__, mode_lib->ms.uclk_freq_mhz);
>  	dml2_printf("DML::%s: max_urgent_latency_us = %f\n", __func__, mode_lib->ms.support.max_urgent_latency_us);
> -	dml2_printf("DML::%s: urgent latency tolarance = %f\n", __func__, ((mode_lib->ip.rob_buffer_size_kbytes - mode_lib->ip.pixel_chunk_size_kbytes) * 1024 / (mode_lib->ms.DCFCLK * mode_lib->soc.return_bus_width_bytes)));
> +	dml2_printf("DML::%s: urgent latency tolerance = %f\n", __func__, ((mode_lib->ip.rob_buffer_size_kbytes - mode_lib->ip.pixel_chunk_size_kbytes) * 1024 / (mode_lib->ms.DCFCLK * mode_lib->soc.return_bus_width_bytes)));
>  	dml2_printf("DML::%s: ROBSupport = %u\n", __func__, mode_lib->ms.support.ROBSupport);
>  #endif
>  
> @@ -8174,7 +8174,7 @@ static bool CalculatePrefetchSchedule(struct dml2_core_internal_scratch *scratch
>  		dml2_printf("DML: Tvm: %fus - time to fetch vm\n", s->TimeForFetchingVM);
>  		dml2_printf("DML: Tr0: %fus - time to fetch first row of data pagetables\n", s->TimeForFetchingRowInVBlank);
>  		dml2_printf("DML: Tsw: %fus = time to fetch enough pixel data and cursor data to feed the scalers init position and detile\n", (double)s->LinesToRequestPrefetchPixelData * s->LineTime);
> -		dml2_printf("DML: To: %fus - time for propogation from scaler to optc\n", (*p->DSTYAfterScaler + ((double)(*p->DSTXAfterScaler) / (double)p->myPipe->HTotal)) * s->LineTime);
> +		dml2_printf("DML: To: %fus - time for propagation from scaler to optc\n", (*p->DSTYAfterScaler + ((double)(*p->DSTXAfterScaler) / (double)p->myPipe->HTotal)) * s->LineTime);
>  		dml2_printf("DML: Tvstartup - TSetup - Tcalc - TWait - Tpre - To > 0\n");
>  		dml2_printf("DML: Tslack(pre): %fus - time left over in schedule\n", p->VStartup * s->LineTime - s->TimeForFetchingVM - 2 * s->TimeForFetchingRowInVBlank - (*p->DSTYAfterScaler + ((double)(*p->DSTXAfterScaler) / (double)p->myPipe->HTotal)) * s->LineTime - p->TWait - p->TCalc - *p->TSetup);
>  		dml2_printf("DML: row_bytes = dpte_row_bytes (per_pipe) = PixelPTEBytesPerRow = : %u\n", p->PixelPTEBytesPerRow);
> @@ -10994,7 +10994,7 @@ bool dml2_core_shared_mode_programming(struct dml2_core_calcs_mode_programming_e
>  				if (display_cfg->plane_descriptors[k].immediate_flip && mode_lib->mp.ImmediateFlipSupportedForPipe[k] == false) {
>  					mode_lib->mp.ImmediateFlipSupported = false;
>  #ifdef __DML_VBA_DEBUG__
> -					dml2_printf("DML::%s: Pipe %0d not supporing iflip!\n", __func__, k);
> +					dml2_printf("DML::%s: Pipe %0d not supporting iflip!\n", __func__, k);
>  #endif
>  				}
>  			}