Received-SPF: pass (google.com: domain of linux-kernel+bounces-167037-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH 2/4] arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable eth phy
Date: Thu,  2 May 2024 16:08:27 -0700
Message-Id: <20240502230829.1983678-3-nmorrisson@phytec.com>
In-Reply-To: <20240502230829.1983678-1-nmorrisson@phytec.com>
References: <20240502230829.1983678-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?SDrKS3aqmP9QQ+W5F5+8z9DOiLyNeDyiqePmrZlV4NRo868F3VPhguWWGJO7?=
 =?us-ascii?Q?YGsRwk6Xq9mrw5W1G7nHCVCKlt/oSLFccVXGATAnZke1x5Y6t6JXgXeTXZZ8?=
 =?us-ascii?Q?tyJWHeu8uqlZMGOp7S7QAveEtXYKYJSzgsHtZkuQ4oLQA0VPC203ymfGXJ/Z?=
 =?us-ascii?Q?El2FmPosYp9miqSLMqsESBBQ5pGWGRin1wX7d0dDfxSVqcIMBmGBZCPD5BPP?=
 =?us-ascii?Q?UK0QaZ+zonrLKXLB2KlzIgfBfiLAwLo00T4Hrs1TjJS1+klsw+qssyFwT0n5?=
 =?us-ascii?Q?Ik/wEi/754TjUwiq2KGHJb201oENV6sVXFKiMv2Kb75hed1cHSylVSsmwOTN?=
 =?us-ascii?Q?WUb8rY+1TcH+grtwb3QPj+/h6COOfnjQZ/oZ7c5bFD1gTWow6Wmy8uE9oFyR?=
 =?us-ascii?Q?zkweqBjV01bfYTAIJ0uNjpjufbf8v9eiFIKaQdOWLrLW3iXs87f+K/5s4nOF?=
 =?us-ascii?Q?cyCzBQniHCp9QeA2A1KxdOUO3VMHO1dow+aXF546BBNqC77ZKQja5vVzYh/e?=
 =?us-ascii?Q?eRlRjj61unwDirAO03l5nJ3yicWNZfVAAVnHFOVmPg+jnxmW+vMA4Zga0M0/?=
 =?us-ascii?Q?y12t46WOprNoV+4k2C3LSsX3Ouxi0AUrH+zXEHJ2X4Oyl1LprHO7xZfNIuYT?=
 =?us-ascii?Q?kBSTdKsPl26zVxghr9KYO67TW/mbj/eH9s1rpTU8PNhwFamMs7s7B2SFf+Mf?=
 =?us-ascii?Q?qROIqXPLBoSMDhAUwPiEhzAoqkaAAQ5uA+5Uo8pikfriVGKsjdw2gClexelz?=
 =?us-ascii?Q?Fs3xUdWGP/601Y5XCQkZuMJymDFIqq5fxdl9HVZtpMvqdMS+2aq1o000NYuN?=
 =?us-ascii?Q?FBL7UoAgAMbIsV0jRGtyGnYFxQkcVtGctD5Dcv/tAysjhHhy0EX8gChj49TM?=
 =?us-ascii?Q?LN4P07XVzgmNmEutSRCrgBKbsAkI3i4GNI6Re+yFalnkHtP9wYg+sXyTI+tb?=
 =?us-ascii?Q?u2D7nilStf0FWJV1MhzDw1QOGrtNbYnHv8xP2V+v7ddy8AJui+gw0m6zd9OT?=
 =?us-ascii?Q?F9MTIjJ7n4qmkOaa2gYwNlODytw7oiB1ZCfqLWUkpQF2eKZVlFloc47VXk7P?=
 =?us-ascii?Q?t4/EESrdvZerN5xJGyl8s14cfRuEl+xRamdb618A3iy4pc8sndNIDeefQMwz?=
 =?us-ascii?Q?51Pv2hICtv/F+PeVsxEvNev3YwQs2SkYhfPJvyUVoDC7zniHvxb60Ky5DJm2?=
 =?us-ascii?Q?m8m2DQBr2pb2fcbEbJ6A4+X8hAp2LAqA6YfYuEq/7qabD0tWNc1hJyIvvULL?=
 =?us-ascii?Q?3xRSzkWT9FOb4YPp8yp7D78T2eYbtOR0NiDEc8QEMsHtEB83m3DooMB390rc?=
 =?us-ascii?Q?MzkcbgiRbrwikNcfNEBFVVOBD1xNtudVdzjVcw8iksdyltdZ/j10jSx1vCqo?=
 =?us-ascii?Q?w/8yqh7iG39Glj2dD6I5f2cdw623iZR2eK/eya+xqym1X5gf1kRIpv8XSrbd?=
 =?us-ascii?Q?6dzATetP9R6gJw/FFx93sIeiIxgyn6gVSpGdbAYM6OIL2O0MsUh8WDCbl8gV?=
 =?us-ascii?Q?/LIKodtOJ3LnRz2OvBebaEGATHwPUjhgS+M0C1+r2w0w0vV50eyI/wFE63ua?=
 =?us-ascii?Q?FW8PSX4hGFu/g8W2HczOrEAq9064X1EW1qKFymg2?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 825fcf21-5ec8-49c0-6bdf-08dc6afccfb8
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 May 2024 23:08:43.0252
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: eHzKClIM6pXTvvBQTQi0sKH0FY5Wpuh/8v9SM5ol66aBwfi8trLNrUQj0rdovmgotcO99bMzsGPG6Df/ep6XkQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH4PR22MB5918

Add an overlay to disable the eth phy for all am6xx-phycore-som
boards.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
---
 arch/arm64/boot/dts/ti/Makefile               |  3 +++
 .../ti/k3-am6xx-phycore-disable-eth-phy.dtso  | 19 +++++++++++++++++++
 2 files changed, 22 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 9a722c2473fb..030c47b2d7de 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -53,6 +53,9 @@ dtb-$(CONFIG_ARCH_K3) += k3-am642-tqma64xxl-mbax4xxl.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-sdcard.dtbo
 dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-wlan.dtbo
 
+# Common overlays for the phyCORE-AM6* family of boards
+dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-eth-phy.dtbo
+
 # Boards with AM65x SoC
 k3-am654-gp-evm-dtbs := k3-am654-base-board.dtb \
 	k3-am654-base-board-rocktech-rk101-panel.dtbo \
diff --git a/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso
new file mode 100644
index 000000000000..356c82bbe143
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso
@@ -0,0 +1,19 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * Copyright (C) 2023 PHYTEC America, LLC
+ * Author: Garrett Giordano <ggiordano@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+&cpsw3g_phy1 {
+	status = "disabled";
+};
+
+&cpsw_port1 {
+	status = "disabled";
+};
-- 
2.25.1