Received-SPF: pass (google.com: domain of linux-kernel+bounces-167038-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH 3/4] arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable rtc
Date: Thu,  2 May 2024 16:08:28 -0700
Message-Id: <20240502230829.1983678-4-nmorrisson@phytec.com>
In-Reply-To: <20240502230829.1983678-1-nmorrisson@phytec.com>
References: <20240502230829.1983678-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?GgSvg1VEHuJ2laQx3gR/71zmLK0GIylkmmGqDTijtPK48zXT/ys7I4gbWdZm?=
 =?us-ascii?Q?lXuHLJaV/QX1h5z2EdVI8z/5EI+I2g/bbuJr8k9aFiIDAyYROKbU3xif87vV?=
 =?us-ascii?Q?h5NpOFglfPzPh+/enKH0Yw583MZXyIVPpoQHWJo3+aZ+4U6u+JQeGZXGkg69?=
 =?us-ascii?Q?yXOcI6uruFCH+X2lpQwRSwYYIQWbXZELs7wpm1bUahUmfjesSXhl1PMHxTnD?=
 =?us-ascii?Q?6n2STWgAlUH2urEu1NmCOPwZ4NbMdKFUJAxh/xVQgzHQ9RZFnZWkyuF3rJzT?=
 =?us-ascii?Q?maipcLOj+JMqTYiCFOnyZj3hO5YhFSgjUJcCF49emx74kxp07qREUxd2V+iv?=
 =?us-ascii?Q?LXArN8FTSUPhbX96hKPXiWrgVHj8Zk2TCNiWKkObPH8rVoJY6ChvKdvDuq0W?=
 =?us-ascii?Q?z+NSadBtj/qVg8BP8e79XsXyj+BOjGbGRk5bGiRXMp3R4ofL+DyhcXSl/LAi?=
 =?us-ascii?Q?Any5xseF1b5AatNvBceM2euNfVpH16u5FIozjeBdoMVQIxVI632emcRdeZAf?=
 =?us-ascii?Q?KKA5zuZbmY3YFiSxuf1qEWLPowohiy6/aTZtE0JOBiOVuq5k/zYHl5ZFg44D?=
 =?us-ascii?Q?pUUxwc1v9ae1YZY6WEwhBx8bCeL47dJaZuaQ3vGMpZA459uyQJhPmwpR3b8K?=
 =?us-ascii?Q?n/jplTFb5BxO6h7hl6OY7o5PxDaDnRB03/SeMyv854kHoWv0he++X8xxg5R5?=
 =?us-ascii?Q?gY/qqzVwg0s9xmxY5zYc1bu2PIVDASvLbYQuxfr/hRlQfDy581UEjHFwiBPi?=
 =?us-ascii?Q?aR9G4nXAYaYiRvU1EWkkSN2wvrw98vjKEhbYESpZbIF8Ea1Fiac3RFZRYR0F?=
 =?us-ascii?Q?Bzun3hwamS1NFuNAFFZDawU4I0UvwYQEpei2jFyalunGXn4rqbZDjw1SRWF1?=
 =?us-ascii?Q?aivYt2Ciyt8EStLEAcfUjyaoLnN0gV3W7nlmCnUaD0tXTQ40Nyu8MWSbUyDf?=
 =?us-ascii?Q?ocDQ7BrLE/14JlIbasilWrI/Hxf3xlab/L1w6V+1HomCikpVUKBJVLB1+sgj?=
 =?us-ascii?Q?6Y01tvD2Uws5/RnwuRcsoJI/EbGWBXR1849CqL52y1O7G7ujyTujpTaDwnpU?=
 =?us-ascii?Q?Ut5jl9vkO5oiH+a4JydcD0YmorVZ8QPf/xOvqFdzYvFLP/k9tZ75p5msKCCv?=
 =?us-ascii?Q?mrqrP/s4ROGzjgBsNCVrxv6yKi1ieh9ymnRp6UoP7rPIz3zZnLVvDWxaS0IZ?=
 =?us-ascii?Q?SDtESJkWA45fTp+/dixtyH9vFBupvqfge3qNvY6r7GpZdZdLZJA90aqz5jtJ?=
 =?us-ascii?Q?8ymrt8ngvA3jSGmOhACVPNPdamUK5oWDveFo0635K+Q8WDIijhkqVzTWJRyp?=
 =?us-ascii?Q?5cu2+WdxmO6ZzquV1y2s7Uu8ojHIiVQbrbU65t6C+hFDCqYnnVR7GkwY2B7y?=
 =?us-ascii?Q?JyBLavOE7E+u544NzRel/0w3AWbGSMPDxar58djbekpsz44B07fZCJTYGi6P?=
 =?us-ascii?Q?XU6TN1HyUowCRjw9vsgWSFcXNW+ox/kNAUch4me2Mk/ADkIwUqGYBSCgCwDr?=
 =?us-ascii?Q?LSrX1mQalHVdtdEzkHC5D2eLmexg8UxeW6zUaMEDYwGnwgOCLsvInTbAfp4n?=
 =?us-ascii?Q?hZrw6mTvgcCUOYLvZqtPYzwNzkGBBvpbVeq2Bflt?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: fced46e7-1bd3-42d8-9ecd-08dc6afcd0a5
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 May 2024 23:08:44.5692
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: P3jFvtfDTQOsR6283CmqLdek6QWoKHAWRrgmLOcCBa1mt9MaRMAodauGzvl0EgaNaoyUnfk5L1CrgytLLpSMCQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH4PR22MB5918

Add an overlay to disable the rtc for all am6xx-phycore-som boards.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
---
 arch/arm64/boot/dts/ti/Makefile                   |  1 +
 .../boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso | 15 +++++++++++++++
 2 files changed, 16 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 030c47b2d7de..83a108eb4a3d 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -55,6 +55,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-wlan.dtbo
 
 # Common overlays for the phyCORE-AM6* family of boards
 dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-eth-phy.dtbo
+dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-rtc.dtbo
 
 # Boards with AM65x SoC
 k3-am654-gp-evm-dtbs := k3-am654-base-board.dtb \
diff --git a/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso
new file mode 100644
index 000000000000..8b24191f5948
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * Copyright (C) 2023 PHYTEC America, LLC
+ * Author: Garrett Giordano <ggiordano@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+&i2c_som_rtc {
+	status = "disabled";
+};
-- 
2.25.1