Received-SPF: pass (google.com: domain of linux-kernel+bounces-167039-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH 4/4] arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disabl spi nor
Date: Thu,  2 May 2024 16:08:29 -0700
Message-Id: <20240502230829.1983678-5-nmorrisson@phytec.com>
In-Reply-To: <20240502230829.1983678-1-nmorrisson@phytec.com>
References: <20240502230829.1983678-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?IZvWxRB1a1xtgjVuRjIfFJkm864Z7vv6q59ALOMZUdzNplOnWFlu7wk4I388?=
 =?us-ascii?Q?vqikp5zUrJR+9rFaePtqJ8nv5Y3Hmrk1D056BWug0nAJEKkV4NyasV00p/pk?=
 =?us-ascii?Q?A0huACCMCwTgpPME4aeWXKLap2Aaknlv4RxcsCAFTnttCXwcpLjsOn57pXH/?=
 =?us-ascii?Q?98mQzvveNPDlfDH8/Ynk03wpbckV+rjWjFTKvQBybTO0j2bojCYf0EwgoPQM?=
 =?us-ascii?Q?6IHocsUYmvIf9cyt/MdIVyM1jZPDDdxHuIzP0wLAbjHQNZlJd7sLMSC1BoSF?=
 =?us-ascii?Q?rKIroOYXRnREYC63EzHgj9jVcGvK1wAnS6EJvOG2nmZPwJ2HPnmTmxFYQOX2?=
 =?us-ascii?Q?WlxETuzsEdpkiPjLsSb/NC2hyE8AEg9HqXdvqnU2hgv/Hy8KyBXTrBHM+DTd?=
 =?us-ascii?Q?4Jps0SDrUYKFLKZelId4WrwG2oF93WwhUFf1qIDJ+J5hMM2lR9JjtfZTKS8V?=
 =?us-ascii?Q?tSgUBQZYCi25sum+PtEhpB//eX+inuAbQvY5Op+6jckWIQqu5W9xWXWYMcFP?=
 =?us-ascii?Q?7LUlmvLwb4Yt8ki/axDi67Jr4JkFFpZ0VhiFPbMSbpvdZVR4JU0/TzhmM5yH?=
 =?us-ascii?Q?+NZ775nAGeLYag0mGyzU0Fs086fVpwPsoKtdhYYacEgQghVLgEKQuOxg7r7J?=
 =?us-ascii?Q?tYHpWB7fVi0NkQ8PbDazsv7BDS65lwCwaDzxTFnJTCbapdDTaQrCu2VDI6nC?=
 =?us-ascii?Q?y+fBFZAu1W9yi12YgzCQKFprAz9bgjhBYLC9V4xAI7m8rt1GwcRWRI6UbVrZ?=
 =?us-ascii?Q?PL5TcL9t6TbdWlbYUNuE18+7en90UzsmRRkt/bJuxRmci7LEhB3/eTPM//yx?=
 =?us-ascii?Q?/YVEEyJ4sWZjrqneO7wPJtiGSvZSewq4RC4ZP8QHWehXPnHrUl+UJy/Uu9zV?=
 =?us-ascii?Q?e9r8j09ltDuUtFeaAAqEsfgQcRNdwtWyH/+N6YJjQZQsJOqHqEwskj5E0Uk2?=
 =?us-ascii?Q?ljA0uszTlsNimXPZlDzrtPDQKE0jfcljYqLHs5DapfOkasV8jO2QJQ356nPN?=
 =?us-ascii?Q?Q2nZWU1GrlXt6Spm2fbaoNbqR649oT/T9DcUf/2mupSCnudSRbW+uvIDW5ug?=
 =?us-ascii?Q?1+UgF6ry7BnMGtYSgRw5r1PKw/sZfFIOhCfYLoVX0U/mJbGStm+wR5cGTgGm?=
 =?us-ascii?Q?1d6nKB0jOy79ndAkwmV7fOkfiLsDsfIB8A/eTilmcq6jYYRKKVyxvo2xFk40?=
 =?us-ascii?Q?dQxmJH/2wRMvFaxlEAUInbF2pyycu4RVUEZyjOM9wwdnkSApGpLImIfwbqlO?=
 =?us-ascii?Q?6LcdBgXQEUPMVunxTvggkD4+7saJvBfuoi/cMRCR01LsVmicos/G+RChd9Xg?=
 =?us-ascii?Q?xd0NTS3dsQC4IyA8nw0wgX8jYp1ZdSVvZlvmTslVtDoga5nEQtC/x+Qgiw2h?=
 =?us-ascii?Q?SmDZSljJJXsZO1UGLeuplUnhmay4UZ57NiumRxdH1BZb7IiwrMy0MvY8nz3B?=
 =?us-ascii?Q?A48eFrstxnXY6V1nNsBhCM+qcJEldthPeWt+I5yy1neOAKVwFoCgWNB//dIl?=
 =?us-ascii?Q?q08ZtrVYCMuNqrQGVEyVfAMyOMti1uESJ3bcl8ZWmLs9bP9JLjvpPcORyC+L?=
 =?us-ascii?Q?5URzXCZhN1lYSUpAbSPhulY2fGRP5/aMCd8x4DHp?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 35007b15-dbb2-4786-5695-08dc6afcd190
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 May 2024 23:08:46.1151
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: f+AHVfr5EgfGdA/c7566WZ9Udnt0h/UI0ecx5BnuUoXf+EX43Xn405AHcMMV2Iz+twgfdMTkxcdvROQBN7jmQg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH4PR22MB5918

Add an overlay to disable the spi nor for all am6xx-phycore-som
boards.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
---
 arch/arm64/boot/dts/ti/Makefile                   |  1 +
 .../dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso  | 15 +++++++++++++++
 2 files changed, 16 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 83a108eb4a3d..01e5f3a83996 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -56,6 +56,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-wlan.dtbo
 # Common overlays for the phyCORE-AM6* family of boards
 dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-eth-phy.dtbo
 dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-rtc.dtbo
+dtb-$(CONFIG_ARCH_K3) += k3-am6xx-phycore-disable-spi-nor.dtbo
 
 # Boards with AM65x SoC
 k3-am654-gp-evm-dtbs := k3-am654-base-board.dtb \
diff --git a/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso
new file mode 100644
index 000000000000..cc0cf269b6e4
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * Copyright (C) 2023 PHYTEC America, LLC
+ * Author: Garrett Giordano <ggiordano@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+&serial_flash {
+	status = "disabled";
+};
-- 
2.25.1