Received: by 2002:ab2:7b86:0:b0:1f7:5705:b850 with SMTP id q6csp6779lqh; Fri, 3 May 2024 11:32:40 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCUaOyzv4FGO5WDtfEUv4eNRiIF3kVzeCzzxvziD4u8eH477vfX5ASDW7mIrboxWP19LoHKwG3tBwXNNxV76J9Yk7Tu2z56UxLwVae2WEg== X-Google-Smtp-Source: AGHT+IGUrPR0aCgg8XIblY2LrFUZiJRspfW888uQIPEaSCxdcM+66UkNeqfQGWVhM+jc5WJg/XZB X-Received: by 2002:a05:6808:3a9a:b0:3c5:e025:42f4 with SMTP id fb26-20020a0568083a9a00b003c5e02542f4mr3847862oib.15.1714761160380; Fri, 03 May 2024 11:32:40 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1714761160; cv=pass; d=google.com; s=arc-20160816; b=TMu92IInLIizcUhuxR1BtKYtbNTnKEfF5fT1pg9nW3PaG1MNkknoeeV1/gqAGMImW9 9wsLwNP0O9g/6qt4B0VbY5oAkstkZNOdItF01SpxsOcov+uvh817hL+sHh6I1p1LZpgP gFV2NUe0EKxz0TRNpYplypCWlW+PaT2xDQ32oMKjUg08PvIkjQFIRHrtOliADyYm0CJA g+e/4ho/aTpCh8MJe6sV0zVN/HRFtsDO6XeYeg5QF5aZkZQtUYZxxjDMt/k4ylj+XHJm qJg4i9i/FTngpCKgelgvqBvybE23sJe7dla/FYxZI8b59sLZrKpTKn0LCa+D+FRkf06X 7taA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:date:message-id; bh=/V+212DTYjZyNFJutnZ8aiVA+eQqMfjFz2ag4U+Odgg=; fh=OaeBj+LivZSdhJSW8KOEpLmOrCrr1hKIakBnXZ/xGhM=; b=QKLKyYkxtGwZ/PkAVRmYycToOixGojjDpAaxpy0dh4Pc54lkGuuaPYel6Mfb/s/fe2 vaMEAN4F1IkB9Y8pzrrePNmLcs/znStVZRXyT7UQ94k5XpsGrFuAusj/AflNAI6zC1yg aUx8JtYh2KYdLm1b18xCFeT85/1Aylj6E+Aj3NlWPK6pWg3ndXLP2rzG31gPdMqMFJ+D r27oMd/1WpHExyf2za5jFAKFQ2x99rvsl0uJaBaf+CQhajRxHJULziucIYmjBhG62pI9 r+OlMFpdXqqp6ssbyGT4pzrzHVCYR9tu0bt4kZRhFoZiBwOeFmRjfyI0vC3ShxRLesMR NrLg==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1 spf=pass spfdomain=arm.com dmarc=pass fromdomain=arm.com); spf=pass (google.com: domain of linux-kernel+bounces-168063-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-168063-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org. [147.75.199.223]) by mx.google.com with ESMTPS id fo11-20020ad45f0b000000b0069b5c137531si3750731qvb.394.2024.05.03.11.32.40 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 May 2024 11:32:40 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-168063-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) client-ip=147.75.199.223; Authentication-Results: mx.google.com; arc=pass (i=1 spf=pass spfdomain=arm.com dmarc=pass fromdomain=arm.com); spf=pass (google.com: domain of linux-kernel+bounces-168063-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.199.223 as permitted sender) smtp.mailfrom="linux-kernel+bounces-168063-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id 0D8D81C21624 for ; Fri, 3 May 2024 18:32:40 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id F0BCB15AAB5; Fri, 3 May 2024 18:30:14 +0000 (UTC) Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 1DB1A158D9A; Fri, 3 May 2024 18:30:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.140.110.172 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714761013; cv=none; b=q5dAfP4xCQdZt+zB/GmqryzNMvLMY3qbNDUL7wy2njegmLviGhHBVipY3s3Sdl+0uk/QcZwte+U5JOCjhO2luGqL7MM1ccRIx7arnxk75VvxwLLnlgxvqNX5WJ12NlIWqxwUXBS/1QhUo6VpmtB0gb+LhzwzQugO/3yWhGWpgGM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714761013; c=relaxed/simple; bh=u7xb8XgMeGPLuSoLlchm5v+UliifwUuELHsYAKkW38I=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=Kb5DXpE6Ody9GCtu/aamuybdCXv0/I6/9ogqmxk0wCD2RqdRU9qzV5USP7Grg/gb9wJUL3G3ev9RH4fZVsKiZF3o30tIJCfLEKfHWNmTVTkXo8s2Np8/Oj+SW0Xbn+2M4ecGxiCZr8nqGb9XZjzL6vqs5zSfgmKVf5wMig5eNVk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; arc=none smtp.client-ip=217.140.110.172 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 3EBFA13D5; Fri, 3 May 2024 11:30:35 -0700 (PDT) Received: from [192.168.2.88] (usa-sjc-mx-foss1.foss.arm.com [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 6E1B73F762; Fri, 3 May 2024 11:30:07 -0700 (PDT) Message-ID: <0b849052-0eb1-4085-aa65-73b7451cd6ba@arm.com> Date: Fri, 3 May 2024 20:29:51 +0200 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [RFC][PATCH v1 3/3] cpufreq: intel_pstate: Set asymmetric CPU capacity on hybrid systems To: Ricardo Neri Cc: "Rafael J. Wysocki" , x86 Maintainers , LKML , Linux PM , Thomas Gleixner , Peter Zijlstra , Srinivas Pandruvada , "Rafael J. Wysocki" , Ricardo Neri , Tim Chen References: <7663799.EvYhyI6sBW@kreacher> <1799046.VLH7GnMWUR@kreacher> <050c561c-487e-4e89-a7b2-9752cebc9f46@arm.com> <20240503033242.GA14835@ranerica-svr.sc.intel.com> From: Dietmar Eggemann Content-Language: en-US In-Reply-To: <20240503033242.GA14835@ranerica-svr.sc.intel.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit On 03/05/2024 05:32, Ricardo Neri wrote: > On Thu, May 02, 2024 at 12:42:54PM +0200, Dietmar Eggemann wrote: >> On 25/04/2024 21:06, Rafael J. Wysocki wrote: >>> From: Rafael J. Wysocki >>> >>> Make intel_pstate use the HWP_HIGHEST_PERF values from >>> MSR_HWP_CAPABILITIES to set asymmetric CPU capacity information >>> via the previously introduced arch_set_cpu_capacity() on hybrid >>> systems without SMT. >> >> Are there such systems around? My i7-13700K has P-cores (CPU0..CPU15) >> with SMT. > > We have been experimenting with nosmt in the kernel command line. OK. [...] >>> If the given system is hybrid and non-SMT, the new code disables ITMT >>> support in the scheduler (because it may get in the way of asymmetric CPU >>> capacity code in the scheduler that automatically gets enabled by setting >>> asymmetric CPU capacity) after initializing all online CPUs and finds >>> the one with the maximum HWP_HIGHEST_PERF value. Next, it computes the >>> capacity number for each (online) CPU by dividing the product of its >>> HWP_HIGHEST_PERF and SCHED_CAPACITY_SCALE by the maximum HWP_HIGHEST_PERF. >> >> SO either CAS at wakeup and in load_balance or SIS at wakeup and ITMT in >> load balance. > > May I know what CAS and SIS stand for? Capacity Aware Scheduling and Select_Idle_Sibling(). Either select_idle_sibling() -> select_idle_capacity() (1) or select_idle_sibling() -> select_idle_cpu() /* nosmt */ (2) So my system with now 'nosmt' goes (1).