Received-SPF: pass (google.com: domain of linux-kernel+bounces-168372-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH 2/2] arm64: dts: ti: am642-phyboard-electra: Add overlay to enable PCIe
Date: Fri,  3 May 2024 15:35:52 -0700
Message-Id: <20240503223552.2168847-3-nmorrisson@phytec.com>
In-Reply-To: <20240503223552.2168847-1-nmorrisson@phytec.com>
References: <20240503223552.2168847-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?gCg0RjEmdJCbQnyPOloZxCgUurDDHq6Xjrww4BPKxh3W+92fGCyk0OSgY1hK?=
 =?us-ascii?Q?aEStJUhLBSloHmrkP2ZGn+dEJMV2pvR6fU2PoIl0lnoN33qiT3YX/938d8AM?=
 =?us-ascii?Q?ET0SQI8ux8ETORTxQDP5DKAUvDQ/oHJPfnaTVhoI9CjHq65AfeuA7MqHbmSb?=
 =?us-ascii?Q?7vBFjKdOxnwcOaGmZUQObu8TYcDsNv4bLwVQWQgCXIo8TfBn2gSnCbaNwDZL?=
 =?us-ascii?Q?pM+d5P1/pa3plN4X9X/9PZDZYQzc0fC0EqkOIJBo0rvaGs+CRktcl6oMXZIZ?=
 =?us-ascii?Q?IEOmpXtnQA4ww6NeArsU55qLmGgobU3xlvYtNre9uBiyIIqOnVL7nNdyLn9K?=
 =?us-ascii?Q?xj/bzg4fjEIvqkAZ5v29Fsep2tSQjVH4OH/DY2lpdC7vk4hWidnXOurfdWzx?=
 =?us-ascii?Q?M0RijA2xZuKQgDEpnyEX5LLgtlkZWqMN7RvJfvTU0KB2x2/QkfgVeRsZxhRF?=
 =?us-ascii?Q?BLlPNQjf26m2BQCTr46fnjwzxe0l4CvRCz6SAUpoGFYzjZj3ttyvRK+QWAfB?=
 =?us-ascii?Q?lpjvpQJ/wkl3fmD83VSQsxO3ZCQ1+4x0/rsn/mt4Kti0Vfd2531Z/OumoxpK?=
 =?us-ascii?Q?QAkRZ3d/iXjVw5eqflpoyUv+8zLj910JMDg4JFxi5mK0xutWefMPXSldNd65?=
 =?us-ascii?Q?gDdCEo1atcSBSuOJ8gdIb35afiokK/+eCqC0Sey5uWzTKAUR4n4ZxVxqZlvj?=
 =?us-ascii?Q?i3kaejVkUYlmEnmIl1mHOS06fP5DZWgcR4rJabx7ELq8aWNNg78lfV0picyk?=
 =?us-ascii?Q?plSdsf6gJvdHMKtpU0ndIztLJjVSYlnQk5cw7eqOak+RlJ2TiQbvRFQbsxi1?=
 =?us-ascii?Q?/LLYJRB/LG3gP6jcKhsocjTb/8LarVe44vWm8RdFgxO7hX2M6H7rWm8eGig0?=
 =?us-ascii?Q?kofw+5D+EuXmprZlRa5jf/dEj6XYDhQJ5QjETiaiqsviEzRh7DE8oPnl5RNd?=
 =?us-ascii?Q?+GZzSscnNVNjv6rRfTvAign4kOl/q/wCahhXCIoqiMuR4VW/6w9RIojyLQO6?=
 =?us-ascii?Q?hwXl7z6SfBTWHimczNQiiwLScb3+3cHuo5l07PadnVLiUi5TZDuCQgRCJrCt?=
 =?us-ascii?Q?ZHq2xXUjv5g9c9Ir1etVvZwz1TPBs7QY+fPC3pgSeo+tvjHyCovGekYQusKP?=
 =?us-ascii?Q?26U0fzbsJKbdBcifm9R7M+iQsjN3EBno2sfRR1PKSIFY3ASeOupoTHV3PvcF?=
 =?us-ascii?Q?9VLW/z87IFyzacisuJCZNpRPP0u6stRqURfWv7/nbvay5Nz1zIHabO7Wl912?=
 =?us-ascii?Q?9UMx88m5w8RMQmOu6lDPTsDZXcxnsd0Q4dxf+QJpZdeR2YM0fiRhGVaRzDZZ?=
 =?us-ascii?Q?I4treszJbaFUclvM0wum16dxWZ0OC60GypTzxcul5Prb2OQjSA87j1vlCOUU?=
 =?us-ascii?Q?mqwCIbwywQixddbgkcTly3qjpjz305UrwkJZq0Dkb2VQRsdi/8zKyMRlqjm6?=
 =?us-ascii?Q?8zgAdDQdOSUPRU1IPH9gl5n3Et0LNWQ9H1iIwdmYnXmyesHo9Dk9+8ZOHebI?=
 =?us-ascii?Q?a9Ck6+65brbU6/pTjXW7FYdR4ELPWXF86PgbwQzman+rH0Dx0fke2tPojSJY?=
 =?us-ascii?Q?KE2pgyBYYhgBuOUvOKZIOhFzxOP3syPo0HIyhnUR?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 2a2a95e6-3de4-4747-fc7f-08dc6bc16dab
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 May 2024 22:36:09.3821
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: aKL8YcoKOqKPYgZHTNWrCFUB3S4PaDIxYyCqAcQ68SDqHjWHFfn5+mUZW0GxkwUSiiq726U5fyEe5KXKrW2dvg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR22MB3616

Add an overlay to enable PCIe on the am642-phyboard-electra. This
will disable USB3 and restrict us to USB2.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
---
 arch/arm64/boot/dts/ti/Makefile               |  3 +
 .../k3-am642-phyboard-electra-pcie-usb2.dtso  | 88 +++++++++++++++++++
 2 files changed, 91 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 9a722c2473fb..6a38ce2603af 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -48,6 +48,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am642-hummingboard-t.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-hummingboard-t-pcie.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-hummingboard-t-usb3.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-phyboard-electra-rdk.dtb
+dtb-$(CONFIG_ARCH_K3) += k3-am642-phyboard-electra-pcie-usb2.dtbo
 dtb-$(CONFIG_ARCH_K3) += k3-am642-sk.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-tqma64xxl-mbax4xxl.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-sdcard.dtbo
@@ -131,6 +132,8 @@ k3-am62p5-sk-csi2-tevi-ov5640-dtbs := k3-am62p5-sk.dtb \
 	k3-am62x-sk-csi2-tevi-ov5640.dtbo
 k3-am642-evm-icssg1-dualemac-dtbs := \
 	k3-am642-evm.dtb k3-am642-evm-icssg1-dualemac.dtbo
+k3-am642-phyboard-electra-pcie-usb2.dtbs := \
+	k3-am642-phyboard-electra-rdk.dtb k3-am642-phyboard-electra-pcie-usb2.dtbo
 k3-am642-tqma64xxl-mbax4xxl-sdcard-dtbs := \
 	k3-am642-tqma64xxl-mbax4xxl.dtb k3-am64-tqma64xxl-mbax4xxl-sdcard.dtbo
 k3-am642-tqma64xxl-mbax4xxl-wlan-dtbs := \
diff --git a/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso b/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso
new file mode 100644
index 000000000000..03fc81a6018f
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso
@@ -0,0 +1,88 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * DT overlay for PCIe support (limits USB to 2.0/high-speed)
+ *
+ * Copyright (C) 2021 PHYTEC America, LLC - https://www.phytec.com
+ * Author: Matt McKee <mmckee@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC - https://www.phytec.com
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/phy/phy.h>
+#include <dt-bindings/phy/phy-cadence.h>
+
+#include "k3-pinctrl.h"
+#include "k3-serdes.h"
+
+&{/} {
+	pcie_refclk0: pcie-refclk0 {
+		compatible = "gpio-gate-clock";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pcie_usb_sel_pins_default>;
+		clocks = <&serdes_refclk>;
+		#clock-cells = <0>;
+		enable-gpios =  <&main_gpio1 7 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&main_pmx0 {
+	pcie_usb_sel_pins_default: pcie-usb-sel-default-pins {
+		pinctrl-single,pins = <
+			AM64X_IOPAD(0x017c, PIN_OUTPUT, 7)	/* (T1) PRG0_PRU0_GPO7.GPIO1_7 */
+		>;
+	};
+
+	pcie_pins_default: pcie-default-pins {
+		pinctrl-single,pins = <
+			AM64X_IOPAD(0x0098, PIN_OUTPUT, 7)	/* (W19) GPMC0_WAIT0.GPIO0_37 */
+		>;
+	};
+};
+
+&pcie0_rc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pcie_pins_default>;
+	reset-gpios = <&main_gpio0 37 GPIO_ACTIVE_HIGH>;
+	phys = <&serdes0_pcie_usb_link>;
+	phy-names = "pcie-phy";
+	num-lanes = <1>;
+	status = "okay";
+};
+
+&serdes0_pcie_usb_link {
+	cdns,phy-type = <PHY_TYPE_PCIE>;
+};
+
+&serdes_ln_ctrl {
+	idle-states = <AM64_SERDES0_LANE0_PCIE0>;
+};
+
+&serdes0 {
+	assigned-clock-parents = <&pcie_refclk0>, <&pcie_refclk0>, <&pcie_refclk0>;
+};
+
+&serdes_refclk {
+	clock-frequency = <100000000>;
+};
+
+/*
+ * Assign pcie_refclk0 to serdes_wiz0 as ext_ref_clk.
+ * This makes sure that the clock generator gets enabled at the right time.
+ */
+&serdes_wiz0 {
+	clocks = <&k3_clks 162 0>, <&k3_clks 162 1>, <&pcie_refclk0>;
+};
+
+&usbss0 {
+	ti,usb2-only;
+};
+
+&usb0 {
+	maximum-speed = "high-speed";
+};
-- 
2.25.1