Received: by 2002:ab2:7b86:0:b0:1f7:5705:b850 with SMTP id q6csp1263440lqh; Mon, 6 May 2024 02:07:35 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCVtXjLSzqmworLGdJZfof1NSQ7rTXscxgG9mYkjx9fmvHyiP4HBgQygyXrgFTwNY6c+xWxoClvFtJKQIDXEvvIkPVExIJwl6/eyhYC7/A== X-Google-Smtp-Source: AGHT+IEfN+Fzmi/VnjMFEVgk8Gs/jPIGeG5C5qY8BBtoLiiF7sgu0JarcK9WRoFQdeU/Cp/am7t7 X-Received: by 2002:a50:874b:0:b0:572:a14b:2d2d with SMTP id 11-20020a50874b000000b00572a14b2d2dmr9320838edv.31.1714986455213; Mon, 06 May 2024 02:07:35 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1714986455; cv=pass; d=google.com; s=arc-20160816; b=XWJOKAAet4HQ6gMVHktVD5kEnSJCkYY73FXfW7tZ0rkCniPMDr4fR3MqrpIt7ENABG b792BNW0HRHGOrVooPgiv1vH4L6hm8MRtAM0gqXV+AdWWtQnS6C3MlbwgjPUCOGFVNgg HOwbqcfZzpjg0bWp1UJilZ8s1Pd9TdeiooNW8CgcO9fIyO5TvOVKuSo1xc0mxDm+pIc0 d2ctHcfokMw++jtUbjHnwtawtmuwXDOQ38MLsmjOzlvEHM9Ot6OzmKN5m0Et/v9Oq53M 37/tMLd0jxCJ84ivlHp2n3mb2qRmZ4Mzy5GNxjgrmuJh9efb0G+PMdkjlx8y50Jd5tlv C6cQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=mime-version:list-unsubscribe:list-subscribe:list-id:precedence :message-id:date:references:organization:in-reply-to:subject:cc:to :from:dkim-signature; bh=iab9UKgnQ/v9vkVioWx15wj3R5cRrPvHKhnlzwtKt8w=; fh=sbxlnrVDIitAcXKMZGhXhMlQDjgFzF/x2OIgr5zT4lg=; b=g+XBkECvIeET3IEzzwLqy6/YWw8SiLtdZM7NNCmvTbvi6IEdTjICSRrul0GaXExFx6 y0ONjFd2N3dgBlmIPLOueur5kbxUbyLteqTyqxw+byPK9E8lgcQnRhU6mqJptTjG8SeJ qbsY6MP/f6LbETV9d9rI1Li6RcUWR4SG1cEXhjDreUy8jkKq1BHtgxvQw4FIwfe4R+l/ y45JphDo5ilPENK3uz9UBza0ljtsRxqBmGv63zT0brndqDweBEHRwjZlUUpt4HFu6ix1 baWVVdl3etVsUld0o0F0H3DexJO0sSNQsvNGL3FrJr6f8GJEEOuIWaK3l4an/8ecBybh bNag==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=FwpagwlI; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-169550-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-169550-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id c25-20020a50f619000000b005700927d741si4862387edn.38.2024.05.06.02.07.35 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 May 2024 02:07:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-169550-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=FwpagwlI; arc=pass (i=1 spf=pass spfdomain=intel.com dkim=pass dkdomain=intel.com dmarc=pass fromdomain=linux.intel.com); spf=pass (google.com: domain of linux-kernel+bounces-169550-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-169550-linux.lists.archive=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id D26341F220A5 for ; Mon, 6 May 2024 09:07:12 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 1550D1422C8; Mon, 6 May 2024 09:06:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="FwpagwlI" Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.14]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F16C847F6A; Mon, 6 May 2024 09:06:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.14 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714986414; cv=none; b=KvyUAbZjOhw7jYHne/tiBhysdxORXjD9zLTnJhXDFN/kHQwG/KWtTfTRNZfxBTzXVxGeYw6KqRdskdarWDOJiND50W5X5IXZ2vV0bumXiAnfmcYwGPps4nMcOKx9vivKCVUND8waUyr1S5hL17S6h1jUGbzGExx3zIouJcYU3DI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1714986414; c=relaxed/simple; bh=cFwir4zc/nudwwhXcuiOwVfdum1PITTVnDd2nBJu8Qc=; h=From:To:Cc:Subject:In-Reply-To:References:Date:Message-ID: MIME-Version:Content-Type; b=kKRcZy3MvYiNVd/FaZr4oD+jDf0vfe0i5o+SUhtt3JhnAEgr561n44rTIb/NAfLsCPqbU6R5/+bI1svU7hbi5fDRLNIZVC2N/trPH4gt0Z9paeZ1s8a0Ix+6BR34VL2LhkGy9VQAgnESvHRcPd+ZbCVVUGL0fyDhbIHxeRKjabc= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=FwpagwlI; arc=none smtp.client-ip=198.175.65.14 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1714986412; x=1746522412; h=from:to:cc:subject:in-reply-to:references:date: message-id:mime-version; bh=cFwir4zc/nudwwhXcuiOwVfdum1PITTVnDd2nBJu8Qc=; b=FwpagwlIU1gYJMRynCb4vfFpMIzltg+VfPVyhmCZQP8b6/fVt/AvNw3n /cSbtZ+DeLIzkCdvyGbLqGh4kHBRbJn2L+fRQFDLx0asf8mQ/pcHF3z7R 7ebfVGwPJk0fQGiLaUoOBX9I6dAsoF4+ZW4N0y52KJhKbH7A2U5V9zqcT H+FIQnS98/6iJhmRB2CePFJE/5T8DdLzFDlNmPYZMyj7KK6rOfqKCn0ww SaH33uKFoqwTLYfKEjEq8kS2lx6aqj0rSUtLsHLjT5vIeGDzsjh7W4179 zk0ELYXDxLmkQzeejvNBwd850uOb74qUxOkpYX0pKXnRyxVaOMKx8tktE g==; X-CSE-ConnectionGUID: mIkvKmHySgaOWHkIlw1Mcg== X-CSE-MsgGUID: tomlvGdkSPq305fyJ2gocg== X-IronPort-AV: E=McAfee;i="6600,9927,11064"; a="14537049" X-IronPort-AV: E=Sophos;i="6.07,257,1708416000"; d="scan'208";a="14537049" Received: from fmviesa006.fm.intel.com ([10.60.135.146]) by orvoesa106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 May 2024 02:06:51 -0700 X-CSE-ConnectionGUID: mJuLiGEIQAO84nD63Rj0+g== X-CSE-MsgGUID: flJcUyFrSjOZAUPRd6GL3Q== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.07,257,1708416000"; d="scan'208";a="28208688" Received: from lfiedoro-mobl.ger.corp.intel.com (HELO localhost) ([10.245.246.230]) by fmviesa006-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 May 2024 02:06:44 -0700 From: Jani Nikula To: Rodrigo Vivi , Easwar Hariharan Cc: Joonas Lahtinen , Tvrtko Ursulin , David Airlie , Daniel Vetter , Zhenyu Wang , Zhi Wang , "open list:INTEL DRM DISPLAY FOR XE AND I915 DRIVERS" , "open list:INTEL DRM DISPLAY FOR XE AND I915 DRIVERS" , "open list:DRM DRIVERS" , open list , "open list:INTEL GVT-g DRIVERS (Intel GPU Virtualization)" , Wolfram Sang , "open list:RADEON and AMDGPU DRM DRIVERS" , "open list:DRM DRIVER FOR NVIDIA GEFORCE/QUADRO GPUS" , "open list:I2C SUBSYSTEM HOST DRIVERS" , "open list:BTTV VIDEO4LINUX DRIVER" , "open list:FRAMEBUFFER LAYER" , Zhi Wang Subject: Re: [PATCH v2 03/12] drm/i915: Make I2C terminology more inclusive In-Reply-To: Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo References: <20240503181333.2336999-1-eahariha@linux.microsoft.com> <20240503181333.2336999-4-eahariha@linux.microsoft.com> <4f1e429c-794b-457c-ab1d-85eb97dc81c3@linux.microsoft.com> Date: Mon, 06 May 2024 12:06:41 +0300 Message-ID: <87seyvnwbi.fsf@intel.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain On Fri, 03 May 2024, Rodrigo Vivi wrote: > On Fri, May 03, 2024 at 02:04:15PM -0700, Easwar Hariharan wrote: >> On 5/3/2024 12:34 PM, Rodrigo Vivi wrote: >> > On Fri, May 03, 2024 at 06:13:24PM +0000, Easwar Hariharan wrote: >> >> I2C v7, SMBus 3.2, and I3C 1.1.1 specifications have replaced "master/slave" >> >> with more appropriate terms. Inspired by and following on to Wolfram's >> >> series to fix drivers/i2c/[1], fix the terminology for users of >> >> I2C_ALGOBIT bitbanging interface, now that the approved verbiage exists >> >> in the specification. >> >> >> >> Compile tested, no functionality changes intended >> >> >> >> [1]: https://lore.kernel.org/all/20240322132619.6389-1-wsa+renesas@sang-engineering.com/ >> >> >> >> Reviewed-by: Rodrigo Vivi >> >> Acked-by: Rodrigo Vivi >> > >> > It looks like the ack is not needed since we are merging this through >> > drm-intel-next. But I'm planing to merge this only after seeing the >> > main drivers/i2c accepting the new terminology. So we don't have a >> > risk of that getting push back and new names there and we having >> > to rename it once again. >> >> Just to be explicit, did you want me to remove the Acked-by in v3, or will you when you pull >> the patch into drm-intel-next? >> >> > >> > (more below) >> > >> >> Acked-by: Zhi Wang >> >> Signed-off-by: Easwar Hariharan >> > >> > Cc: Jani Nikula >> > >> > Jani, what bits were you concerned that were not necessarily i2c? >> > I believe although not necessarily/directly i2c, I believe they >> > are related and could benefit from the massive single shot renable. >> > or do you have any better split to suggest here? >> > >> > (more below) >> > >> >> --- >> >> drivers/gpu/drm/i915/display/dvo_ch7017.c | 14 ++++----- >> >> drivers/gpu/drm/i915/display/dvo_ch7xxx.c | 18 +++++------ >> >> drivers/gpu/drm/i915/display/dvo_ivch.c | 16 +++++----- >> >> drivers/gpu/drm/i915/display/dvo_ns2501.c | 18 +++++------ >> >> drivers/gpu/drm/i915/display/dvo_sil164.c | 18 +++++------ >> >> drivers/gpu/drm/i915/display/dvo_tfp410.c | 18 +++++------ >> >> drivers/gpu/drm/i915/display/intel_bios.c | 22 +++++++------- >> >> drivers/gpu/drm/i915/display/intel_ddi.c | 2 +- >> >> .../gpu/drm/i915/display/intel_display_core.h | 2 +- >> >> drivers/gpu/drm/i915/display/intel_dsi.h | 2 +- >> >> drivers/gpu/drm/i915/display/intel_dsi_vbt.c | 20 ++++++------- >> >> drivers/gpu/drm/i915/display/intel_dvo.c | 14 ++++----- >> >> drivers/gpu/drm/i915/display/intel_dvo_dev.h | 2 +- >> >> drivers/gpu/drm/i915/display/intel_gmbus.c | 4 +-- >> >> drivers/gpu/drm/i915/display/intel_sdvo.c | 30 +++++++++---------- >> >> drivers/gpu/drm/i915/display/intel_vbt_defs.h | 4 +-- >> >> drivers/gpu/drm/i915/gvt/edid.c | 28 ++++++++--------- >> >> drivers/gpu/drm/i915/gvt/edid.h | 4 +-- >> >> drivers/gpu/drm/i915/gvt/opregion.c | 2 +- >> >> 19 files changed, 119 insertions(+), 119 deletions(-) >> >> >> >> >> >> >> diff --git a/drivers/gpu/drm/i915/display/intel_ddi.c b/drivers/gpu/drm/i915/display/intel_ddi.c >> >> index c17462b4c2ac..64db211148a8 100644 >> >> --- a/drivers/gpu/drm/i915/display/intel_ddi.c >> >> +++ b/drivers/gpu/drm/i915/display/intel_ddi.c >> >> @@ -4332,7 +4332,7 @@ static int intel_ddi_compute_config_late(struct intel_encoder *encoder, >> >> connector->tile_group->id); >> >> >> >> /* >> >> - * EDP Transcoders cannot be ensalved >> >> + * EDP Transcoders cannot be slaves >> > >> > ^ here >> > perhaps you meant 'targeted' ? >> > >> >> * make them a master always when present >> >> >> >> This is not actually I2C related as far as I could tell when I was making the change, so this was more of a typo fix. >> >> If we want to improve this, a quick check with the eDP v1.5a spec suggests using primary/secondary instead, >> though in a global fashion rather than specifically for eDP transcoders. There is also source/sink terminology >> in the spec related to DP encoders. >> >> Which would be a more acceptable change here? > > hmmm probably better to split the patches and align with the spec naming where it applies. > and with i2c name where it applies. Yeah this one is completely unrelated to i2c and aux, and what the eDP spec says is irrelevant here. This should follow Intel hw specs. BR, Jani. -- Jani Nikula, Intel