Received: by 2002:a89:288:0:b0:1f7:eeee:6653 with SMTP id j8csp266820lqh; Mon, 6 May 2024 20:06:35 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCXDGINWdb4AHwwqAsLIkgmKRF4Gdk0j0vVOeNlYWonM/teQrFTm1vIKUiksaaa76uKUZQyl4KjtJPYMGOHQt3jsvhoV208bxAN8mwaDyw== X-Google-Smtp-Source: AGHT+IE41MY6GiwCWplnbWdKBHTqgAEL8goswbskSLu/9aKOjFZlygQFwZE5qCQw+wPc9xpy9q1e X-Received: by 2002:a92:c543:0:b0:36c:45bf:a8f0 with SMTP id a3-20020a92c543000000b0036c45bfa8f0mr16417498ilj.25.1715051195346; Mon, 06 May 2024 20:06:35 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1715051195; cv=pass; d=google.com; s=arc-20160816; b=1A/SvpTgb8s+XIlvzASB6DVBuSs0WrlsfywJ1Ze2HTxvCTXIkx3c0h9qS9pQ11XZgm g8unTEA6jCcWi+WeTVyCLnU1KMMkymFq4zbwDVXxkLNJPwQa8yTwVgCy2JiZJHCMjW/e xm6h3gtg7rO5Lhxx6feb1K2J9rog/2Eu+pK7H8myKjx27UFs0D7scNBWC+PJv2WsDByU nYXWZEIsj3v5rBZKK6MUrkXjJSNyD90q8XOigqeSF0UWZGdIcvZGOfHY7U1TUcY9akbG GB552TdLXstvndrlHbWb4JFG0aUK+qlke7elAoYCOwhppNIJwqFP/Dj+4Ni1mFs/lQi5 wjPg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:content-language:in-reply-to:mime-version :list-unsubscribe:list-subscribe:list-id:precedence:user-agent:date :message-id:from:references:cc:to:subject; bh=PGIBobzZeeRMtFsdxWd7IK8p4ozYJHESFq316prQp2o=; fh=CXs9v6wxz1RS3jNhqU8uet3La6EKRrcyqg/6VK5sq6E=; b=CxVXmE7VmeNr/j/rW4taoHwdvQWhdH+/2x7NC33R6K1OtdBVzXgULQdMCEp4UCFTPg p2IH8WbkqjzfFhTbjEvkGB5UNp2Ti0u2DoOnD6zXd16tl7C+oWyM5Q6aOaNVqTA1Wr62 96npbeUptCS1PM/ZZVK+aOt6vhXkNLgylDb6s3FUlsKYXZpH4c9RP6o6M1osI7PEIeSP BKODNl1eEf7mp+i4XCcRsj9owlST290bgnAQr6Ns0GSwEKRvX9+F+Tc6kPb17Jwx9fkh BnJ++i4TO+B8bXZ6lcX2l3lxe/n8qv+tFjMtzFKKbBIS0LQSb4v9PdZx2gm8bnZdymRN 9ixA==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; arc=pass (i=1 spf=pass spfdomain=loongson.cn); spf=pass (google.com: domain of linux-kernel+bounces-170603-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-170603-linux.lists.archive=gmail.com@vger.kernel.org" Return-Path: Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [2604:1380:45e3:2400::1]) by mx.google.com with ESMTPS id u35-20020a631423000000b005f8076c6729si9339642pgl.379.2024.05.06.20.06.35 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 May 2024 20:06:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel+bounces-170603-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1; Authentication-Results: mx.google.com; arc=pass (i=1 spf=pass spfdomain=loongson.cn); spf=pass (google.com: domain of linux-kernel+bounces-170603-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45e3:2400::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-170603-linux.lists.archive=gmail.com@vger.kernel.org" Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id E6BCA283358 for ; Tue, 7 May 2024 03:06:34 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id E1C9B4C618; Tue, 7 May 2024 03:06:22 +0000 (UTC) Received: from mail.loongson.cn (mail.loongson.cn [114.242.206.163]) by smtp.subspace.kernel.org (Postfix) with ESMTP id AA02C441D; Tue, 7 May 2024 03:06:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=114.242.206.163 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715051181; cv=none; b=YMxEsYjlRbZTABgLXdNKSNbgkpg5iC/8Ixb8xMN910ZXM1D222fKpTbL94LTILmzlY8zobzo5jFZiJwnkLeOYi4HOmLNbn4ARjIsTQ3WvtiZq2VomcDAX/ztvbCfi3NOmVNZMU2ZuyjaTcMBWH+zb79j8TioAZ7OSwT2XqA4xOk= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1715051181; c=relaxed/simple; bh=T9IdUsz4ivWYLT4AQbkM7ttt3BkPndZEUHBetf6wO/M=; h=Subject:To:Cc:References:From:Message-ID:Date:MIME-Version: In-Reply-To:Content-Type; b=OizdcRSaShSrlj/5B1sEuUe+hejQ8bXYCXElyeYOuu8tHZd0jlTnC8UMwtk9HQ9RAVEWH+RFM9zu09EaHfh/26HWHiy1d6jvg6sF+eRULsAPWO9q2O4YHYCjo/TISnjiCeMKfl317vOnHxSwX6T0DWHFybtTfskk7clh1vM9WXU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=loongson.cn; spf=pass smtp.mailfrom=loongson.cn; arc=none smtp.client-ip=114.242.206.163 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=loongson.cn Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=loongson.cn Received: from loongson.cn (unknown [10.20.42.173]) by gateway (Coremail) with SMTP id _____8CxLOugmjlmsKcIAA--.16872S3; Tue, 07 May 2024 11:06:08 +0800 (CST) Received: from [10.20.42.173] (unknown [10.20.42.173]) by localhost.localdomain (Coremail) with SMTP id AQAAf8Cxyt2cmjlmx4ETAA--.38491S3; Tue, 07 May 2024 11:06:06 +0800 (CST) Subject: Re: [PATCH v8 4/6] LoongArch: KVM: Add vcpu search support from physical cpuid To: Huacai Chen Cc: Tianrui Zhao , Juergen Gross , Paolo Bonzini , Jonathan Corbet , loongarch@lists.linux.dev, linux-kernel@vger.kernel.org, virtualization@lists.linux.dev, kvm@vger.kernel.org References: <20240428100518.1642324-1-maobibo@loongson.cn> <20240428100518.1642324-5-maobibo@loongson.cn> <7335dcde-1b3a-1260-ac62-d2d9fcbd6a78@loongson.cn> <540aa8dd-eada-1f77-0a20-38196fb5472a@loongson.cn> <61670353-90c6-6d0c-4430-7655b5251e17@loongson.cn> From: maobibo Message-ID: <7f16cac7-c712-40d4-a3f4-cc761e0dea93@loongson.cn> Date: Tue, 7 May 2024 11:06:02 +0800 User-Agent: Mozilla/5.0 (X11; Linux loongarch64; rv:68.0) Gecko/20100101 Thunderbird/68.7.0 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit X-CM-TRANSID:AQAAf8Cxyt2cmjlmx4ETAA--.38491S3 X-CM-SenderInfo: xpdruxter6z05rqj20fqof0/ X-Coremail-Antispam: 1Uk129KBj9fXoW3KF1UtFWDJrWrGry5XF4rtFc_yoW8ArWDAo W5Jr17tr18Jr1UJr1DJ34Dtryjyw1UJr4UAryUJrn8Jr1Utw1UZr18Gr1UJF47Gr1UJr47 JryUJrnrAFW5Xrn8l-sFpf9Il3svdjkaLaAFLSUrUUUU8b8apTn2vfkv8UJUUUU8wcxFpf 9Il3svdxBIdaVrn0xqx4xG64xvF2IEw4CE5I8CrVC2j2Jv73VFW2AGmfu7bjvjm3AaLaJ3 UjIYCTnIWjp_UUUO07kC6x804xWl14x267AKxVWUJVW8JwAFc2x0x2IEx4CE42xK8VAvwI 8IcIk0rVWrJVCq3wAFIxvE14AKwVWUXVWUAwA2ocxC64kIII0Yj41l84x0c7CEw4AK67xG Y2AK021l84ACjcxK6xIIjxv20xvE14v26r4j6ryUM28EF7xvwVC0I7IYx2IY6xkF7I0E14 v26r4j6F4UM28EF7xvwVC2z280aVAFwI0_Cr0_Gr1UM28EF7xvwVC2z280aVCY1x0267AK xVW8Jr0_Cr1UM2kKe7AKxVWUXVWUAwAS0I0E0xvYzxvE52x082IY62kv0487Mc804VCY07 AIYIkI8VC2zVCFFI0UMc02F40EFcxC0VAKzVAqx4xG6I80ewAv7VC0I7IYx2IY67AKxVWU AVWUtwAv7VC2z280aVAFwI0_Gr0_Cr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcVAKI4 8JMxk0xIA0c2IEe2xFo4CEbIxvr21lc7CjxVAaw2AFwI0_JF0_Jw1l42xK82IYc2Ij64vI r41l4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1l4IxYO2xFxVAFwI0_Jrv_JF1lx2IqxVAqx4xG67 AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIY rxkI7VAKI48JMIIF0xvE2Ix0cI8IcVAFwI0_Jr0_JF4lIxAIcVC0I7IYx2IY6xkF7I0E14 v26r1j6r4UMIIF0xvE42xK8VAvwI8IcIk0rVWUJVWUCwCI42IY6I8E87Iv67AKxVW8JVWx JwCI42IY6I8E87Iv6xkF7I0E14v26r4j6r4UJbIYCTnIWIevJa73UjIFyTuYvjxUxYiiDU UUU On 2024/5/7 上午10:05, Huacai Chen wrote: > On Tue, May 7, 2024 at 9:40 AM maobibo wrote: >> >> >> >> On 2024/5/6 下午10:17, Huacai Chen wrote: >>> On Mon, May 6, 2024 at 6:05 PM maobibo wrote: >>>> >>>> >>>> >>>> On 2024/5/6 下午5:40, Huacai Chen wrote: >>>>> On Mon, May 6, 2024 at 5:35 PM maobibo wrote: >>>>>> >>>>>> >>>>>> >>>>>> On 2024/5/6 下午4:59, Huacai Chen wrote: >>>>>>> On Mon, May 6, 2024 at 4:18 PM maobibo wrote: >>>>>>>> >>>>>>>> >>>>>>>> >>>>>>>> On 2024/5/6 下午3:06, Huacai Chen wrote: >>>>>>>>> Hi, Bibo, >>>>>>>>> >>>>>>>>> On Mon, May 6, 2024 at 2:36 PM maobibo wrote: >>>>>>>>>> >>>>>>>>>> >>>>>>>>>> >>>>>>>>>> On 2024/5/6 上午9:49, Huacai Chen wrote: >>>>>>>>>>> Hi, Bibo, >>>>>>>>>>> >>>>>>>>>>> On Sun, Apr 28, 2024 at 6:05 PM Bibo Mao wrote: >>>>>>>>>>>> >>>>>>>>>>>> Physical cpuid is used for interrupt routing for irqchips such as >>>>>>>>>>>> ipi/msi/extioi interrupt controller. And physical cpuid is stored >>>>>>>>>>>> at CSR register LOONGARCH_CSR_CPUID, it can not be changed once vcpu >>>>>>>>>>>> is created and physical cpuid of two vcpus cannot be the same. >>>>>>>>>>>> >>>>>>>>>>>> Different irqchips have different size declaration about physical cpuid, >>>>>>>>>>>> max cpuid value for CSR LOONGARCH_CSR_CPUID on 3A5000 is 512, max cpuid >>>>>>>>>>>> supported by IPI hardware is 1024, 256 for extioi irqchip, and 65536 >>>>>>>>>>>> for MSI irqchip. >>>>>>>>>>>> >>>>>>>>>>>> The smallest value from all interrupt controllers is selected now, >>>>>>>>>>>> and the max cpuid size is defines as 256 by KVM which comes from >>>>>>>>>>>> extioi irqchip. >>>>>>>>>>>> >>>>>>>>>>>> Signed-off-by: Bibo Mao >>>>>>>>>>>> --- >>>>>>>>>>>> arch/loongarch/include/asm/kvm_host.h | 26 ++++++++ >>>>>>>>>>>> arch/loongarch/include/asm/kvm_vcpu.h | 1 + >>>>>>>>>>>> arch/loongarch/kvm/vcpu.c | 93 ++++++++++++++++++++++++++- >>>>>>>>>>>> arch/loongarch/kvm/vm.c | 11 ++++ >>>>>>>>>>>> 4 files changed, 130 insertions(+), 1 deletion(-) >>>>>>>>>>>> >>>>>>>>>>>> diff --git a/arch/loongarch/include/asm/kvm_host.h b/arch/loongarch/include/asm/kvm_host.h >>>>>>>>>>>> index 2d62f7b0d377..3ba16ef1fe69 100644 >>>>>>>>>>>> --- a/arch/loongarch/include/asm/kvm_host.h >>>>>>>>>>>> +++ b/arch/loongarch/include/asm/kvm_host.h >>>>>>>>>>>> @@ -64,6 +64,30 @@ struct kvm_world_switch { >>>>>>>>>>>> >>>>>>>>>>>> #define MAX_PGTABLE_LEVELS 4 >>>>>>>>>>>> >>>>>>>>>>>> +/* >>>>>>>>>>>> + * Physical cpu id is used for interrupt routing, there are different >>>>>>>>>>>> + * definitions about physical cpuid on different hardwares. >>>>>>>>>>>> + * For LOONGARCH_CSR_CPUID register, max cpuid size if 512 >>>>>>>>>>>> + * For IPI HW, max dest CPUID size 1024 >>>>>>>>>>>> + * For extioi interrupt controller, max dest CPUID size is 256 >>>>>>>>>>>> + * For MSI interrupt controller, max supported CPUID size is 65536 >>>>>>>>>>>> + * >>>>>>>>>>>> + * Currently max CPUID is defined as 256 for KVM hypervisor, in future >>>>>>>>>>>> + * it will be expanded to 4096, including 16 packages at most. And every >>>>>>>>>>>> + * package supports at most 256 vcpus >>>>>>>>>>>> + */ >>>>>>>>>>>> +#define KVM_MAX_PHYID 256 >>>>>>>>>>>> + >>>>>>>>>>>> +struct kvm_phyid_info { >>>>>>>>>>>> + struct kvm_vcpu *vcpu; >>>>>>>>>>>> + bool enabled; >>>>>>>>>>>> +}; >>>>>>>>>>>> + >>>>>>>>>>>> +struct kvm_phyid_map { >>>>>>>>>>>> + int max_phyid; >>>>>>>>>>>> + struct kvm_phyid_info phys_map[KVM_MAX_PHYID]; >>>>>>>>>>>> +}; >>>>>>>>>>>> + >>>>>>>>>>>> struct kvm_arch { >>>>>>>>>>>> /* Guest physical mm */ >>>>>>>>>>>> kvm_pte_t *pgd; >>>>>>>>>>>> @@ -71,6 +95,8 @@ struct kvm_arch { >>>>>>>>>>>> unsigned long invalid_ptes[MAX_PGTABLE_LEVELS]; >>>>>>>>>>>> unsigned int pte_shifts[MAX_PGTABLE_LEVELS]; >>>>>>>>>>>> unsigned int root_level; >>>>>>>>>>>> + spinlock_t phyid_map_lock; >>>>>>>>>>>> + struct kvm_phyid_map *phyid_map; >>>>>>>>>>>> >>>>>>>>>>>> s64 time_offset; >>>>>>>>>>>> struct kvm_context __percpu *vmcs; >>>>>>>>>>>> diff --git a/arch/loongarch/include/asm/kvm_vcpu.h b/arch/loongarch/include/asm/kvm_vcpu.h >>>>>>>>>>>> index 0cb4fdb8a9b5..9f53950959da 100644 >>>>>>>>>>>> --- a/arch/loongarch/include/asm/kvm_vcpu.h >>>>>>>>>>>> +++ b/arch/loongarch/include/asm/kvm_vcpu.h >>>>>>>>>>>> @@ -81,6 +81,7 @@ void kvm_save_timer(struct kvm_vcpu *vcpu); >>>>>>>>>>>> void kvm_restore_timer(struct kvm_vcpu *vcpu); >>>>>>>>>>>> >>>>>>>>>>>> int kvm_vcpu_ioctl_interrupt(struct kvm_vcpu *vcpu, struct kvm_interrupt *irq); >>>>>>>>>>>> +struct kvm_vcpu *kvm_get_vcpu_by_cpuid(struct kvm *kvm, int cpuid); >>>>>>>>>>>> >>>>>>>>>>>> /* >>>>>>>>>>>> * Loongarch KVM guest interrupt handling >>>>>>>>>>>> diff --git a/arch/loongarch/kvm/vcpu.c b/arch/loongarch/kvm/vcpu.c >>>>>>>>>>>> index 3a8779065f73..b633fd28b8db 100644 >>>>>>>>>>>> --- a/arch/loongarch/kvm/vcpu.c >>>>>>>>>>>> +++ b/arch/loongarch/kvm/vcpu.c >>>>>>>>>>>> @@ -274,6 +274,95 @@ static int _kvm_getcsr(struct kvm_vcpu *vcpu, unsigned int id, u64 *val) >>>>>>>>>>>> return 0; >>>>>>>>>>>> } >>>>>>>>>>>> >>>>>>>>>>>> +static inline int kvm_set_cpuid(struct kvm_vcpu *vcpu, u64 val) >>>>>>>>>>>> +{ >>>>>>>>>>>> + int cpuid; >>>>>>>>>>>> + struct loongarch_csrs *csr = vcpu->arch.csr; >>>>>>>>>>>> + struct kvm_phyid_map *map; >>>>>>>>>>>> + >>>>>>>>>>>> + if (val >= KVM_MAX_PHYID) >>>>>>>>>>>> + return -EINVAL; >>>>>>>>>>>> + >>>>>>>>>>>> + cpuid = kvm_read_sw_gcsr(csr, LOONGARCH_CSR_ESTAT); >>>>>>>>>>>> + map = vcpu->kvm->arch.phyid_map; >>>>>>>>>>>> + spin_lock(&vcpu->kvm->arch.phyid_map_lock); >>>>>>>>>>>> + if (map->phys_map[cpuid].enabled) { >>>>>>>>>>>> + /* >>>>>>>>>>>> + * Cpuid is already set before >>>>>>>>>>>> + * Forbid changing different cpuid at runtime >>>>>>>>>>>> + */ >>>>>>>>>>>> + if (cpuid != val) { >>>>>>>>>>>> + /* >>>>>>>>>>>> + * Cpuid 0 is initial value for vcpu, maybe invalid >>>>>>>>>>>> + * unset value for vcpu >>>>>>>>>>>> + */ >>>>>>>>>>>> + if (cpuid) { >>>>>>>>>>>> + spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>>>>>>>>>> + return -EINVAL; >>>>>>>>>>>> + } >>>>>>>>>>>> + } else { >>>>>>>>>>>> + /* Discard duplicated cpuid set */ >>>>>>>>>>>> + spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>>>>>>>>>> + return 0; >>>>>>>>>>>> + } >>>>>>>>>>>> + } >>>>>>>>>>> I have changed the logic and comments when I apply, you can double >>>>>>>>>>> check whether it is correct. >>>>>>>>>> I checkout the latest version, the modification in function >>>>>>>>>> kvm_set_cpuid() is good for me. >>>>>>>>> Now the modified version is like this: >>>>>>>>> >>>>>>>>> + if (map->phys_map[cpuid].enabled) { >>>>>>>>> + /* Discard duplicated CPUID set operation */ >>>>>>>>> + if (cpuid == val) { >>>>>>>>> + spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>>>>>>> + return 0; >>>>>>>>> + } >>>>>>>>> + >>>>>>>>> + /* >>>>>>>>> + * CPUID is already set before >>>>>>>>> + * Forbid changing different CPUID at runtime >>>>>>>>> + * But CPUID 0 is the initial value for vcpu, so allow >>>>>>>>> + * changing from 0 to others >>>>>>>>> + */ >>>>>>>>> + if (cpuid) { >>>>>>>>> + spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>>>>>>> + return -EINVAL; >>>>>>>>> + } >>>>>>>>> + } >>>>>>>>> But I still doubt whether we should allow changing from 0 to others >>>>>>>>> while map->phys_map[cpuid].enabled is 1. >>>>>>>> It is necessary since the default sw cpuid is zero :-( And we can >>>>>>>> optimize it in later, such as set INVALID cpuid in function >>>>>>>> kvm_arch_vcpu_create() and logic will be simple in function kvm_set_cpuid(). >>>>>>> In my opinion, if a vcpu with a uninitialized default physid=0, then >>>>>>> map->phys_map[cpuid].enabled should be 0, then code won't come here. >>>>>>> And if a vcpu with a real physid=0, then map->phys_map[cpuid].enabled >>>>>>> is 1, but we shouldn't allow it to change physid in this case. >>>>>> yes, that is actually a problem. >>>>>> >>>>>> vcpu0 firstly set physid=0, and vcpu0 set physid=1 again is not allowed. >>>>>> vcpu0 firstly set physid=0, and vcpu1 set physid=1 is allowed. >>>>> >>>>> So can we simply drop the if (cpuid) checking? That means: >>>>> + if (map->phys_map[cpuid].enabled) { >>>>> + /* Discard duplicated CPUID set operation */ >>>>> + if (cpuid == val) { >>>>> + spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>>> + return 0; >>>>> + } >>>>> + >>>>> + spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>>> + return -EINVAL; >>>>> + } >>>> yes, the similar modification such as following, since the secondary >>>> scenario should be allowed. >>>> "vcpu0 firstly set physid=0, and vcpu1 set physid=1 is allowed though >>>> default sw cpuid is zero" >>>> >>>> --- a/arch/loongarch/kvm/vcpu.c >>>> +++ b/arch/loongarch/kvm/vcpu.c >>>> @@ -272,7 +272,7 @@ static inline int kvm_set_cpuid(struct kvm_vcpu >>>> *vcpu, u64 val) >>>> cpuid = kvm_read_sw_gcsr(csr, LOONGARCH_CSR_CPUID); >>>> >>>> spin_lock(&vcpu->kvm->arch.phyid_map_lock); >>>> - if (map->phys_map[cpuid].enabled) { >>>> + if ((cpuid != KVM_MAX_PHYID) && map->phys_map[cpuid].enabled) { >>>> /* Discard duplicated CPUID set operation */ >>>> if (cpuid == val) { >>>> spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>> @@ -282,13 +282,9 @@ static inline int kvm_set_cpuid(struct kvm_vcpu >>>> *vcpu, u64 val) >>>> /* >>>> * CPUID is already set before >>>> * Forbid changing different CPUID at runtime >>>> - * But CPUID 0 is the initial value for vcpu, so allow >>>> - * changing from 0 to others >>>> */ >>>> - if (cpuid) { >>>> - spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>> - return -EINVAL; >>>> - } >>>> + spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>> + return -EINVAL; >>>> } >>>> >>>> if (map->phys_map[val].enabled) { >>>> @@ -1029,6 +1025,7 @@ int kvm_arch_vcpu_create(struct kvm_vcpu *vcpu) >>>> >>>> /* Set cpuid */ >>>> kvm_write_sw_gcsr(csr, LOONGARCH_CSR_TMID, vcpu->vcpu_id); >>>> + kvm_write_sw_gcsr(csr, LOONGARCH_CSR_CPUID, KVM_MAX_PHYID); >>>> >>>> /* Start with no pending virtual guest interrupts */ >>>> csr->csrs[LOONGARCH_CSR_GINTC] = 0; >>> Very nice, but I think kvm_drop_cpuid() should also set to KVM_MAX_PHYID. >>> Now I update my loongarch-kvm branch, you can test it again, and hope >>> it is in the perfect status. >> I sync and test the latest code from loongarch-kvm, pv ipi works well >> with 256 vcpus. And the code looks good to me, thanks for your review in >> short time. > OK, if SWDBG also works well, I will send PR to Paolo tomorrow. yes, sw debug works well with patch from qemu. And I will refresh patch to qemu after it is merged. https://lore.kernel.org/all/20240218070025.218680-1-maobibo@loongson.cn/ --- a/configs/targets/loongarch64-softmmu.mak +++ b/configs/targets/loongarch64-softmmu.mak @@ -1,5 +1,6 @@ TARGET_ARCH=loongarch64 TARGET_BASE_ARCH=loongarch TARGET_SUPPORTS_MTTCG=y +TARGET_KVM_HAVE_GUEST_DEBUG=y TARGET_XML_FILES= gdb-xml/loongarch-base32.xml gdb-xml/loongarch-base64.xml gdb-xml/loongarch-fpu.xml TARGET_NEED_FDT=y Regards Bibo Mao > > Huacai > >> >> Regards >> Bibo Mao >>> >>> Huacai >>>> >>>> >>>>> >>>>> Huacai >>>>> >>>>>> >>>>>> >>>>>>> >>>>>>> Huacai >>>>>>> >>>>>>>> >>>>>>>> Regards >>>>>>>> Bibo Mao >>>>>>>> >>>>>>>>> >>>>>>>>> Huacai >>>>>>>>> >>>>>>>>>>> >>>>>>>>>>>> + >>>>>>>>>>>> + if (map->phys_map[val].enabled) { >>>>>>>>>>>> + /* >>>>>>>>>>>> + * New cpuid is already set with other vcpu >>>>>>>>>>>> + * Forbid sharing the same cpuid between different vcpus >>>>>>>>>>>> + */ >>>>>>>>>>>> + if (map->phys_map[val].vcpu != vcpu) { >>>>>>>>>>>> + spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>>>>>>>>>> + return -EINVAL; >>>>>>>>>>>> + } >>>>>>>>>>>> + >>>>>>>>>>>> + /* Discard duplicated cpuid set operation*/ >>>>>>>>>>>> + spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>>>>>>>>>> + return 0; >>>>>>>>>>>> + } >>>>>>>>>>>> + >>>>>>>>>>>> + kvm_write_sw_gcsr(csr, LOONGARCH_CSR_CPUID, val); >>>>>>>>>>>> + map->phys_map[val].enabled = true; >>>>>>>>>>>> + map->phys_map[val].vcpu = vcpu; >>>>>>>>>>>> + if (map->max_phyid < val) >>>>>>>>>>>> + map->max_phyid = val; >>>>>>>>>>>> + spin_unlock(&vcpu->kvm->arch.phyid_map_lock); >>>>>>>>>>>> + return 0; >>>>>>>>>>>> +} >>>>>>>>>>>> + >>>>>>>>>>>> +struct kvm_vcpu *kvm_get_vcpu_by_cpuid(struct kvm *kvm, int cpuid) >>>>>>>>>>>> +{ >>>>>>>>>>>> + struct kvm_phyid_map *map; >>>>>>>>>>>> + >>>>>>>>>>>> + if (cpuid >= KVM_MAX_PHYID) >>>>>>>>>>>> + return NULL; >>>>>>>>>>>> + >>>>>>>>>>>> + map = kvm->arch.phyid_map; >>>>>>>>>>>> + if (map->phys_map[cpuid].enabled) >>>>>>>>>>>> + return map->phys_map[cpuid].vcpu; >>>>>>>>>>>> + >>>>>>>>>>>> + return NULL; >>>>>>>>>>>> +} >>>>>>>>>>>> + >>>>>>>>>>>> +static inline void kvm_drop_cpuid(struct kvm_vcpu *vcpu) >>>>>>>>>>>> +{ >>>>>>>>>>>> + int cpuid; >>>>>>>>>>>> + struct loongarch_csrs *csr = vcpu->arch.csr; >>>>>>>>>>>> + struct kvm_phyid_map *map; >>>>>>>>>>>> + >>>>>>>>>>>> + map = vcpu->kvm->arch.phyid_map; >>>>>>>>>>>> + cpuid = kvm_read_sw_gcsr(csr, LOONGARCH_CSR_ESTAT); >>>>>>>>>>>> + if (cpuid >= KVM_MAX_PHYID) >>>>>>>>>>>> + return; >>>>>>>>>>>> + >>>>>>>>>>>> + if (map->phys_map[cpuid].enabled) { >>>>>>>>>>>> + map->phys_map[cpuid].vcpu = NULL; >>>>>>>>>>>> + map->phys_map[cpuid].enabled = false; >>>>>>>>>>>> + kvm_write_sw_gcsr(csr, LOONGARCH_CSR_CPUID, 0); >>>>>>>>>>>> + } >>>>>>>>>>>> +} >>>>>>>>>>> While kvm_set_cpuid() is protected by a spinlock, do kvm_drop_cpuid() >>>>>>>>>>> and kvm_get_vcpu_by_cpuid() also need it? >>>>>>>>>>> >>>>>>>>>> It is good to me that spinlock is added in function kvm_drop_cpuid(). >>>>>>>>>> And thinks for the efforts. >>>>>>>>>> >>>>>>>>>> Regards >>>>>>>>>> Bibo Mao >>>>>>>>>>>> + >>>>>>>>>>>> static int _kvm_setcsr(struct kvm_vcpu *vcpu, unsigned int id, u64 val) >>>>>>>>>>>> { >>>>>>>>>>>> int ret = 0, gintc; >>>>>>>>>>>> @@ -291,7 +380,8 @@ static int _kvm_setcsr(struct kvm_vcpu *vcpu, unsigned int id, u64 val) >>>>>>>>>>>> kvm_set_sw_gcsr(csr, LOONGARCH_CSR_ESTAT, gintc); >>>>>>>>>>>> >>>>>>>>>>>> return ret; >>>>>>>>>>>> - } >>>>>>>>>>>> + } else if (id == LOONGARCH_CSR_CPUID) >>>>>>>>>>>> + return kvm_set_cpuid(vcpu, val); >>>>>>>>>>>> >>>>>>>>>>>> kvm_write_sw_gcsr(csr, id, val); >>>>>>>>>>>> >>>>>>>>>>>> @@ -943,6 +1033,7 @@ void kvm_arch_vcpu_destroy(struct kvm_vcpu *vcpu) >>>>>>>>>>>> hrtimer_cancel(&vcpu->arch.swtimer); >>>>>>>>>>>> kvm_mmu_free_memory_cache(&vcpu->arch.mmu_page_cache); >>>>>>>>>>>> kfree(vcpu->arch.csr); >>>>>>>>>>>> + kvm_drop_cpuid(vcpu); >>>>>>>>>>> I think this line should be before the above kfree(), otherwise you >>>>>>>>>>> get a "use after free". >>>>>>>>>>> >>>>>>>>>>> Huacai >>>>>>>>>>> >>>>>>>>>>>> >>>>>>>>>>>> /* >>>>>>>>>>>> * If the vCPU is freed and reused as another vCPU, we don't want the >>>>>>>>>>>> diff --git a/arch/loongarch/kvm/vm.c b/arch/loongarch/kvm/vm.c >>>>>>>>>>>> index 0a37f6fa8f2d..6006a28653ad 100644 >>>>>>>>>>>> --- a/arch/loongarch/kvm/vm.c >>>>>>>>>>>> +++ b/arch/loongarch/kvm/vm.c >>>>>>>>>>>> @@ -30,6 +30,14 @@ int kvm_arch_init_vm(struct kvm *kvm, unsigned long type) >>>>>>>>>>>> if (!kvm->arch.pgd) >>>>>>>>>>>> return -ENOMEM; >>>>>>>>>>>> >>>>>>>>>>>> + kvm->arch.phyid_map = kvzalloc(sizeof(struct kvm_phyid_map), >>>>>>>>>>>> + GFP_KERNEL_ACCOUNT); >>>>>>>>>>>> + if (!kvm->arch.phyid_map) { >>>>>>>>>>>> + free_page((unsigned long)kvm->arch.pgd); >>>>>>>>>>>> + kvm->arch.pgd = NULL; >>>>>>>>>>>> + return -ENOMEM; >>>>>>>>>>>> + } >>>>>>>>>>>> + >>>>>>>>>>>> kvm_init_vmcs(kvm); >>>>>>>>>>>> kvm->arch.gpa_size = BIT(cpu_vabits - 1); >>>>>>>>>>>> kvm->arch.root_level = CONFIG_PGTABLE_LEVELS - 1; >>>>>>>>>>>> @@ -44,6 +52,7 @@ int kvm_arch_init_vm(struct kvm *kvm, unsigned long type) >>>>>>>>>>>> for (i = 0; i <= kvm->arch.root_level; i++) >>>>>>>>>>>> kvm->arch.pte_shifts[i] = PAGE_SHIFT + i * (PAGE_SHIFT - 3); >>>>>>>>>>>> >>>>>>>>>>>> + spin_lock_init(&kvm->arch.phyid_map_lock); >>>>>>>>>>>> return 0; >>>>>>>>>>>> } >>>>>>>>>>>> >>>>>>>>>>>> @@ -51,7 +60,9 @@ void kvm_arch_destroy_vm(struct kvm *kvm) >>>>>>>>>>>> { >>>>>>>>>>>> kvm_destroy_vcpus(kvm); >>>>>>>>>>>> free_page((unsigned long)kvm->arch.pgd); >>>>>>>>>>>> + kvfree(kvm->arch.phyid_map); >>>>>>>>>>>> kvm->arch.pgd = NULL; >>>>>>>>>>>> + kvm->arch.phyid_map = NULL; >>>>>>>>>>>> } >>>>>>>>>>>> >>>>>>>>>>>> int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext) >>>>>>>>>>>> -- >>>>>>>>>>>> 2.39.3 >>>>>>>>>>>> >>>>>>>>>> >>>>>>>> >>>>>> >>>> >> >>