Received-SPF: pass (google.com: domain of linux-kernel+bounces-172511-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:45d1:ec00::1 as permitted sender) client-ip=2604:1380:45d1:ec00::1;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH v2 1/2] arm64: dts: ti: am642-phyboard-electra: Remove PCIe pinmuxing
Date: Tue,  7 May 2024 16:22:55 -0700
Message-Id: <20240507232256.2865168-2-nmorrisson@phytec.com>
In-Reply-To: <20240507232256.2865168-1-nmorrisson@phytec.com>
References: <20240507232256.2865168-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?uZ99EcV+31Kt2qitn9z5O+qI0p9cGUdIqztWpdXJsht9DJrfn1oGIat9lBFs?=
 =?us-ascii?Q?K+gZ/nkK4Q3XdAgp5CpQniVoDcTyxcZBeFq9lOSdz05CDk/l6Ig5YHDPuw6W?=
 =?us-ascii?Q?xYc88e6x9FIliHMr6CSnvwAfbzmA8vxtS0KH2IRcKnN0PXVD0jPlSTIuJdOo?=
 =?us-ascii?Q?2mtf5oWM2nELE4Puoc3y/ikWATXqyH/xUbWKIM+3iRFL9nlK8fu13PA7OUTm?=
 =?us-ascii?Q?zJcc4vEE+LakQP2g26LGk81dIMogR6O1l0TUejaQDi9WHc5u4PeDQkNFKUWF?=
 =?us-ascii?Q?Py82BUUqNJiFrA2zDxGQ8M7CfjhDjFXiRs/l0BZ12DTTM6mtadmj/aAwYFR1?=
 =?us-ascii?Q?OpXZkiBErHCTIKNhP98YmF2f2MHJqCu2+lO/CdAqxLXOU/xeRLTN0iQ28gHu?=
 =?us-ascii?Q?dUcsxJX65RQLV9c+gYzEoHQX7BeTlXhmgfMcgoKGxEO7oEPtxr1nxzaKY1tC?=
 =?us-ascii?Q?GPW/lyuOvehwy4NA1nYAlrVz4D00LNjDiO63xuRqHuWt8/o12KjwkenSKIn4?=
 =?us-ascii?Q?4XCRqeVWoDAnOwUtGtzmKByh6nO0Yj62rTL9ZYYTUsfsyZwKjVTIZtb3IOq8?=
 =?us-ascii?Q?cGtgMUyYsdFuGGA4hED6GmHyN6RETyIa3sBnK6imgkYrL9KnVFRxSt+uF+nW?=
 =?us-ascii?Q?GoVogxLLcQrcYKVQO1TNDuyjPAiFf01VzSN83ueVWTVw8jbAdCJymue2MgeV?=
 =?us-ascii?Q?GBGbFv7KADRrBEqvhaRQKIbtb05eFUxG98cfZV0p7rtXx+izcVLJMBi3w+OO?=
 =?us-ascii?Q?UHqcAUZizWtaQ62wrjFb6f5x5d1VLeiuqMt5KwMIWde9bjVLyGWthQVO8ur3?=
 =?us-ascii?Q?nses3c/k2O0nLlrcifUgL4f9VtVPnl1kfXHYJUM5QKTAZ0zuRFSxF1KwcYFg?=
 =?us-ascii?Q?gARD/KxTXEx+BN+2KDDJPkD/7AgsHZmKeUNRNoTomGT6bicytToGl3dE36Ze?=
 =?us-ascii?Q?lA+4+9aqCEUdC86AOw1zYIdC6GTehmfDAsOvr31/kRE+38hEHTxmrr/a/QG9?=
 =?us-ascii?Q?UkQDn43RLmHNzDQHnPcJwqjwdJZUPIoD381B4ZyGKTkBURSKlKixQyNI9qaf?=
 =?us-ascii?Q?8AzC3vKUnywsMNaNgOluxVDExLLBUbOyjbbIo7t5AVAAzjABQTH8YD2DS9kF?=
 =?us-ascii?Q?JT3w3X6f3NOcR/54kQfncC1cx4/k0NeAsyqPgIhT5LYYYOLIfKwp2nWG7tXU?=
 =?us-ascii?Q?b0Jt3TRjC8eZRChfcA5+mjqGOFTeu2bF9KMYK2PfNiEF1bjAVovSFM1A8uCo?=
 =?us-ascii?Q?6uiz5eGGDMnkAE54Dn9xm3UCM9WcD47Vr8ihp5jEDABN/7AdnAbFcLJurkzx?=
 =?us-ascii?Q?8bpywLecFbucza7VFTH1uBABAQU8wl7kz3XtKqN28MoBPTwMjzJTt/lIDUQV?=
 =?us-ascii?Q?i5Lnn6+Cu1PzfU2mbly8GadHGO8sPVib2aZspFXYrYHxFjLWpa1RDFxfPSZI?=
 =?us-ascii?Q?LxSWgr7zgve4JGUQzLqClS3WrqmzuDTp0vgV/ql0Kn6Dh/QZotfMORyehkyv?=
 =?us-ascii?Q?A7aGHTx6N45DAD1LAU03okcelJloL9sh1cYLw2zpVSBksTtcHQ8Msx9IuIZ7?=
 =?us-ascii?Q?0CeCwIihZuDMpn/G09BNkMNPIuSVSKVlJriQzvhg?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: f007293d-3733-4870-df03-08dc6eeca901
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 May 2024 23:23:10.8175
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 59gjgmg7GVS4mnUOs63tf6+KcYiQMVY2f/yovps3ffve86tHHDoNyApJ2z1Q2bVsH7M404M9RyR/jrxOOeiaaw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ2PR22MB4226

Remove pinmuxing for PCIe so that we can add it in an overlay.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
Reviewed-by: Wadim Egorov <w.egorov@phytec.de>
---
v2: No change

 .../boot/dts/ti/k3-am642-phyboard-electra-rdk.dts    | 12 ------------
 1 file changed, 12 deletions(-)

diff --git a/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-rdk.dts b/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-rdk.dts
index 8237b8c815b8..58cee0a8412c 100644
--- a/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-rdk.dts
+++ b/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-rdk.dts
@@ -190,18 +190,6 @@ AM64X_IOPAD(0x02a8, PIN_OUTPUT, 0)	/* (E19) USB0_DRVVBUS */
 		>;
 	};
 
-	pcie_usb_sel_pins_default: pcie-usb-sel-default-pins {
-		pinctrl-single,pins = <
-			AM64X_IOPAD(0x017c, PIN_OUTPUT, 7)	/* (T1) PRG0_PRU0_GPO7.GPIO1_7 */
-		>;
-	};
-
-	pcie0_pins_default: pcie0-default-pins {
-		pinctrl-single,pins = <
-			AM64X_IOPAD(0x0098, PIN_OUTPUT, 7)	/* (W19) GPMC0_WAIT0.GPIO0_37 */
-		>;
-	};
-
 	user_leds_pins_default: user-leds-default-pins {
 		pinctrl-single,pins = <
 			AM64X_IOPAD(0x003c, PIN_OUTPUT, 7)	/* (T20) GPMC0_AD0.GPIO0_15 */
-- 
2.25.1