Received-SPF: pass (google.com: domain of linux-kernel+bounces-172512-linux.lists.archive=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99;
From: Nathan Morrisson <nmorrisson@phytec.com>
To: nm@ti.com,
	vigneshr@ti.com,
	kristo@kernel.org,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Cc: linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	upstream@lists.phytec.de,
	w.egorov@phytec.de
Subject: [PATCH v2 2/2] arm64: dts: ti: am642-phyboard-electra: Add overlay to enable PCIe
Date: Tue,  7 May 2024 16:22:56 -0700
Message-Id: <20240507232256.2865168-3-nmorrisson@phytec.com>
In-Reply-To: <20240507232256.2865168-1-nmorrisson@phytec.com>
References: <20240507232256.2865168-1-nmorrisson@phytec.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?i3gTZKa1iBokVWFwDgXQBxJgLucovMBYgYE2jSS7Scf7+69b4Aha11st2meq?=
 =?us-ascii?Q?QXeeiVGy01itU5QOBPMluiDkHe0wCm7g/SPr301lOMVzHszjqKxzGn1+PAFf?=
 =?us-ascii?Q?wZLyKGueKRpyuHhjsQT2obnqBAcrGPkEbsiWHBeJl/gyb8yod5g0bphFHeUb?=
 =?us-ascii?Q?uVUzvJ13yEp+xnmllHs5mP9WyuFuRDW0e6Jrrk8eHWYjrbh1PUYJ2uAYixoS?=
 =?us-ascii?Q?+bUfmNXSngJGK49MprSvT7ICYcl88RjrmhsXtNdqxbl/ANzBVAV2tJ+idhQH?=
 =?us-ascii?Q?dlRzAUb08rer0UO3pp3kUthlQxVI3gjLX/B1B9phq0hcWznFmpxmpCIV+x6D?=
 =?us-ascii?Q?MUPCmpmFTlLj8vtv22BSDVAsnFseBu/TWZP8a1u/T1ZyGbLrf8TMuRMKyLYQ?=
 =?us-ascii?Q?gRa3fNIrXwEPV6sb8Dc+KQDICGSAd15zSEwHyfAX/PWfF2mc1aJ2E7Jzh1kq?=
 =?us-ascii?Q?prWPDZiz2kzS6ZHk0UcicLHfivspo2wjvssXpOnRlIadF2WVCm8ug6KRcIXN?=
 =?us-ascii?Q?/9H5rESkmTNpXpQhZMmDXck82VdoixNZxUVKuHYYO6T3lDKTW15Mqq1ep+G0?=
 =?us-ascii?Q?H2JsODYCVAvgbAMw5Sg/hZankR20HmdS0FSkho2IYBYGHBNWLEsDPNIeNtEg?=
 =?us-ascii?Q?7Fdw+Z4uxiTexu5y937zuQiF5QkwRE7YsBi3rp74AUlX5T50ng+loOjf/GIY?=
 =?us-ascii?Q?LOA7x/sexSQw1KH6RL6kt450mP4FX5JhAXuFNbmLsT2G/7ZD2/udJbdiyrZp?=
 =?us-ascii?Q?/V8zlv/laM4mOwZjcI/3hIhVK1Vqe9gR/4/bdCQwMu+NLV4kRnU77BOgwUuD?=
 =?us-ascii?Q?OMQ0xHmf9OkYtKf6NeUl/MroLVZZB7qYu3ezItzWMT6yIQThSffTLRWNBxXE?=
 =?us-ascii?Q?WkBktwWkf1KOtDXqyfhQp6Vr4Mt01hKcDcpV1PfjaPQrVLVBnJVQ+45MoHXg?=
 =?us-ascii?Q?9XIUEpA+PAVx/UNHbbk3CRgJHYPc7gPMDY6NEY/AB8aOquHPmcAUVZ1teUXp?=
 =?us-ascii?Q?bQZPKC7IadCPdmG4HWZ1MDH/buiIBtAn5nkIDo9Iy3KqjeFbOgx8IBOMT8B/?=
 =?us-ascii?Q?0Ft/nxlV4TZU1ctLTtCD/K6S2jRhwnRm76lDzlSIMqwIJVC0EtHdINGKQ29B?=
 =?us-ascii?Q?aRiJbaBcYK86r4U3Wo1eLngb8yhrwP5wEJq4e7Un1wScUXvTApgFTk4wBq8z?=
 =?us-ascii?Q?AjMe5dJLjM8yLT64NDnCSJgPSy7RofS73cckiMZIF5BMSwDxbcyexuIb/OuZ?=
 =?us-ascii?Q?1YVYBB99HtVc9+ZOCmrlrSjrcbDXJuk07Oh33tiYUfwZZMvNZVp4syPkRvMT?=
 =?us-ascii?Q?alj1WXgYEVVkMhTRlRXdANVRrPtPZeu5I7D/TkVC7jq5NuO02DkLdYjJtF+3?=
 =?us-ascii?Q?6NfCWf1zYn0GU3wPHXQDoDUTCA8CA0xAQRpvPkOoIgMJFfRVXErSI72ZY4ey?=
 =?us-ascii?Q?d0UNQ08QgtFku3NrVG1oQpAQ1b6qijkwfEjFcKXdeSaQvLLG2Y4z7XE87NuY?=
 =?us-ascii?Q?93HYzap0SCoW4pwbh1zr6YYD2mS+bDSItNTpmKk+v0679wE+oCEQgprGEVAN?=
 =?us-ascii?Q?1wB+U/ncdjeXXRf4d4p6Av/VYD7qy3SDW1Ld7Def?=
X-OriginatorOrg: phytec.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 2ca548d3-5c64-406b-43ca-08dc6eeca9e6
X-MS-Exchange-CrossTenant-AuthSource: SA1PR22MB5636.namprd22.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 May 2024 23:23:12.2843
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 67bcab1a-5db0-4ee8-86f4-1533d0b4b5c7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: oHGbpiD6jmJBerbII1vjTsVecs4SYktgEQdi62m6cUMS5iF7s9PF7Jl6Fble+RzYo1crHwCGWnzj8HsiL28Jkg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR22MB5374

Add an overlay to enable PCIe on the am642-phyboard-electra. This
will disable USB3 and restrict us to USB2.

Signed-off-by: Nathan Morrisson <nmorrisson@phytec.com>
Reviewed-by: Wadim Egorov <w.egorov@phytec.de>
---
v2:
  - Fix double space typo
  - Remove redundant status = okay

 arch/arm64/boot/dts/ti/Makefile               |  3 +
 .../k3-am642-phyboard-electra-pcie-usb2.dtso  | 87 +++++++++++++++++++
 2 files changed, 90 insertions(+)
 create mode 100644 arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso

diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile
index 9a722c2473fb..6a38ce2603af 100644
--- a/arch/arm64/boot/dts/ti/Makefile
+++ b/arch/arm64/boot/dts/ti/Makefile
@@ -48,6 +48,7 @@ dtb-$(CONFIG_ARCH_K3) += k3-am642-hummingboard-t.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-hummingboard-t-pcie.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-hummingboard-t-usb3.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-phyboard-electra-rdk.dtb
+dtb-$(CONFIG_ARCH_K3) += k3-am642-phyboard-electra-pcie-usb2.dtbo
 dtb-$(CONFIG_ARCH_K3) += k3-am642-sk.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am642-tqma64xxl-mbax4xxl.dtb
 dtb-$(CONFIG_ARCH_K3) += k3-am64-tqma64xxl-mbax4xxl-sdcard.dtbo
@@ -131,6 +132,8 @@ k3-am62p5-sk-csi2-tevi-ov5640-dtbs := k3-am62p5-sk.dtb \
 	k3-am62x-sk-csi2-tevi-ov5640.dtbo
 k3-am642-evm-icssg1-dualemac-dtbs := \
 	k3-am642-evm.dtb k3-am642-evm-icssg1-dualemac.dtbo
+k3-am642-phyboard-electra-pcie-usb2.dtbs := \
+	k3-am642-phyboard-electra-rdk.dtb k3-am642-phyboard-electra-pcie-usb2.dtbo
 k3-am642-tqma64xxl-mbax4xxl-sdcard-dtbs := \
 	k3-am642-tqma64xxl-mbax4xxl.dtb k3-am64-tqma64xxl-mbax4xxl-sdcard.dtbo
 k3-am642-tqma64xxl-mbax4xxl-wlan-dtbs := \
diff --git a/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso b/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso
new file mode 100644
index 000000000000..7a5ce4bc02f3
--- /dev/null
+++ b/arch/arm64/boot/dts/ti/k3-am642-phyboard-electra-pcie-usb2.dtso
@@ -0,0 +1,87 @@
+// SPDX-License-Identifier: GPL-2.0-only OR MIT
+/*
+ * DT overlay for PCIe support (limits USB to 2.0/high-speed)
+ *
+ * Copyright (C) 2021 PHYTEC America, LLC - https://www.phytec.com
+ * Author: Matt McKee <mmckee@phytec.com>
+ *
+ * Copyright (C) 2024 PHYTEC America, LLC - https://www.phytec.com
+ * Author: Nathan Morrisson <nmorrisson@phytec.com>
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/phy/phy.h>
+#include <dt-bindings/phy/phy-cadence.h>
+
+#include "k3-pinctrl.h"
+#include "k3-serdes.h"
+
+&{/} {
+	pcie_refclk0: pcie-refclk0 {
+		compatible = "gpio-gate-clock";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pcie_usb_sel_pins_default>;
+		clocks = <&serdes_refclk>;
+		#clock-cells = <0>;
+		enable-gpios = <&main_gpio1 7 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&main_pmx0 {
+	pcie_usb_sel_pins_default: pcie-usb-sel-default-pins {
+		pinctrl-single,pins = <
+			AM64X_IOPAD(0x017c, PIN_OUTPUT, 7)	/* (T1) PRG0_PRU0_GPO7.GPIO1_7 */
+		>;
+	};
+
+	pcie_pins_default: pcie-default-pins {
+		pinctrl-single,pins = <
+			AM64X_IOPAD(0x0098, PIN_OUTPUT, 7)	/* (W19) GPMC0_WAIT0.GPIO0_37 */
+		>;
+	};
+};
+
+&pcie0_rc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pcie_pins_default>;
+	reset-gpios = <&main_gpio0 37 GPIO_ACTIVE_HIGH>;
+	phys = <&serdes0_pcie_usb_link>;
+	phy-names = "pcie-phy";
+	num-lanes = <1>;
+	status = "okay";
+};
+
+&serdes0_pcie_usb_link {
+	cdns,phy-type = <PHY_TYPE_PCIE>;
+};
+
+&serdes_ln_ctrl {
+	idle-states = <AM64_SERDES0_LANE0_PCIE0>;
+};
+
+&serdes0 {
+	assigned-clock-parents = <&pcie_refclk0>, <&pcie_refclk0>, <&pcie_refclk0>;
+};
+
+&serdes_refclk {
+	clock-frequency = <100000000>;
+};
+
+/*
+ * Assign pcie_refclk0 to serdes_wiz0 as ext_ref_clk.
+ * This makes sure that the clock generator gets enabled at the right time.
+ */
+&serdes_wiz0 {
+	clocks = <&k3_clks 162 0>, <&k3_clks 162 1>, <&pcie_refclk0>;
+};
+
+&usbss0 {
+	ti,usb2-only;
+};
+
+&usb0 {
+	maximum-speed = "high-speed";
+};
-- 
2.25.1