Received-SPF: pass (google.com: domain of linux-kernel+bounces-172994-linux.lists.archive=gmail.com@vger.kernel.org designates 2604:1380:4601:e00::3 as permitted sender) client-ip=2604:1380:4601:e00::3;
From: Liu Ying <victor.liu@nxp.com>
To: imx@lists.linux.dev,
	linux-arm-kernel@lists.infradead.org,
	devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Cc: shawnguo@kernel.org,
	s.hauer@pengutronix.de,
	kernel@pengutronix.de,
	festevam@gmail.com,
	robh@kernel.org,
	krzk+dt@kernel.org,
	conor+dt@kernel.org
Subject: [PATCH] arm64: dts: imx8mp-evk: Add MX8-DLVDS-LCD1 display module support
Date: Wed,  8 May 2024 18:00:13 +0800
Message-Id: <20240508100013.2693440-1-victor.liu@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?us-ascii?Q?GxdI6yqLyZHjyuze89wf1C85roUstk/X9Bm2NpkmT2P4oWhSyOGFcqV5daEh?=
 =?us-ascii?Q?dnAhKIAmc+BatwOlxL349z0JjFNpYp0Ez92D6ef6/aRj3Lj/S28OZgySGaV5?=
 =?us-ascii?Q?Pq/lX3aQQJAkOVQgNK9pMCIkWxVQ99GMBmAkGTpNj3loiZ2BU5Sq79qsuIWs?=
 =?us-ascii?Q?+OfzwGO/4yK+fSt5dLaEYqJe4Qei/JF7nTrRMdsxrJPKZoHvSpSwgwvll9nm?=
 =?us-ascii?Q?IOQJ1+MidxON3UR/jAFDV1oZOBM8K8pO6sERuJqDEZ8ScSEStmE/mt6kdV1o?=
 =?us-ascii?Q?wQqMACj+4L1WMauG/bz6ByF/kwARByy/zCqVMZ46xCluMTQII52+UXM5v/X7?=
 =?us-ascii?Q?UvxeoO9ztpgeIvl0UwbuctghP2mJq8wOzrIqMpdfTv04hI/tS9faAKCCeUN7?=
 =?us-ascii?Q?yJu8UWQlbGIc6thDWD4bTa/KT08BIPwN+iO8RNjMTyeuR5NJgBns6G3Yn+Fk?=
 =?us-ascii?Q?YxXlv49UsF+nZSJss0H9ASKvfwTBNXWymTPzJyMyLriqnBsYzCdy5xDN4y4q?=
 =?us-ascii?Q?5ef6DQLYrRZ+YrQtwtDFlZFgHgFX+NmBMnjWqVbIywkhF37QffOC5ps70ae3?=
 =?us-ascii?Q?azcm4nCgkxFid4A7QHDS+bCh5dD6ANP7qjIfjbxxheKoyh3j37Yi0+hpRr1J?=
 =?us-ascii?Q?lCujkipauiZ0H6a5JTrjhhyPofFuPOTsOuiuApCCxvQ7/mw+vFD04uDLskFf?=
 =?us-ascii?Q?qbPTbMvb7ozgzF1YMQRKGAU/5k2ifTr+GQMBbPPzGBoBiKRQkSs/qXe3TBHJ?=
 =?us-ascii?Q?q2AbW3c0GSjk+pVqMvFKjfXVRc97ekjwob3yfIq+Ei8LeJK+fMhNgzlbiIE3?=
 =?us-ascii?Q?oxoxL/XPVTj4HTNEbAeJL8k5NRnC3RhBRhFnrR4+8Eva3VhKO7vEPC9DeNPB?=
 =?us-ascii?Q?+tzPOsbpEpj4Qmqe4ZnFJkfbMzNURIyYqXWc3o/hGOAM9IVy81e4NtoGzn5b?=
 =?us-ascii?Q?D6kj2UHhAjqxBa8F6Y7aSNYjftRMkjN5sNYXkhdI4hSOZHK32lg67/qEr7AQ?=
 =?us-ascii?Q?T8dIC+VAg86GOrR8eAI25g3mbyriTsIT7dkpm7Zdvy0G4D6iujYiCEvIaVLv?=
 =?us-ascii?Q?xH75Urj5gkjf2giwNEVUBOAGRkSen8l1smvqf45cEg8KKJx8/5l2E1UBbQEL?=
 =?us-ascii?Q?NiOhnClMAWuSbJ6mhXBfB+WcwG195UTUXvmtCOhNdXLFDv4if0DWRgYGgp9O?=
 =?us-ascii?Q?UBTdpJqtFIZshx5K+yq4B7ViJKU8NGww4hnw0si/mHBKoRk2RKrSzbzMh1vD?=
 =?us-ascii?Q?xlc21JB2vH8NnojBfTHdiGGeAB/oivhTpGN+dOOYP/IKeSW2HAuduQHGUTGW?=
 =?us-ascii?Q?SvVPjsZuTYacDDCLkFwFMV3qjBVax9qhLM9lZBWC6FM7PlmuqqoEXZFguG5p?=
 =?us-ascii?Q?c1kdKLKi7eGSdEyFQzIdpdjfBnkI92h28OEwNm+pF8kVBMqKHRMcsrrxyKLn?=
 =?us-ascii?Q?sqfhYQsHA4HPC/TpC6Z0/4tDw7HCCJQUFgoPZIUckjBpYlyasYe76XM771J7?=
 =?us-ascii?Q?rV5Q/dyYwtdnuY0toCR1fSKGLUtfqCfU8U8Rn0SuUpNS+NXHeu6i1wsuJJh7?=
 =?us-ascii?Q?tR5cOpxbU+/7Bg9TVO2PbyBbofNcXkQvPM7JwdAS?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 93e8f17d-0c0e-4a82-dea2-08dc6f449556
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 May 2024 09:52:33.5497
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: jJcqxaETnbicKiefaMDjHatDI8wbdUVdw3ArBYGOIPtYKig2W0ML43pS850RFFy8ViFNhcLtf89fTaB1b+pRvQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR04MB7196

MX8-DLVDS-LCD1 display module integrates a KOE TX26D202VM0BWA LCD panel
and a touch IC.  Add an overlay to support the LCD panel on i.MX8MP EVK.
Specify 148.5MHz clock frequency in panel-timing node to accommodate
3.5-fold 519.75MHz media_ldb clock which is derived from 1.0395GHz
video_pll1 clock.

Signed-off-by: Liu Ying <victor.liu@nxp.com>
---
 arch/arm64/boot/dts/freescale/Makefile        |  3 +
 .../freescale/imx8mp-evk-mx8-dlvds-lcd1.dtso  | 77 +++++++++++++++++++
 arch/arm64/boot/dts/freescale/imx8mp-evk.dts  | 19 +++++
 3 files changed, 99 insertions(+)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8mp-evk-mx8-dlvds-lcd1.dtso

diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index 045250d0a040..005f6c514f44 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -185,6 +185,9 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mp-verdin-wifi-dev.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-verdin-wifi-mallow.dtb
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-verdin-wifi-yavia.dtb
 
+imx8mp-evk-mx8-dlvds-lcd1-dtbs += imx8mp-evk.dtb imx8mp-evk-mx8-dlvds-lcd1.dtbo
+dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk-mx8-dlvds-lcd1.dtb
+
 imx8mp-tqma8mpql-mba8mpxl-lvds-dtbs += imx8mp-tqma8mpql-mba8mpxl.dtb imx8mp-tqma8mpql-mba8mpxl-lvds.dtbo
 imx8mp-tqma8mpql-mba8mpxl-lvds-g133han01-dtbs += imx8mp-tqma8mpql-mba8mpxl.dtb imx8mp-tqma8mpql-mba8mpxl-lvds-g133han01.dtbo
 dtb-$(CONFIG_ARCH_MXC) += imx8mp-tqma8mpql-mba8mpxl-lvds.dtb
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-mx8-dlvds-lcd1.dtso b/arch/arm64/boot/dts/freescale/imx8mp-evk-mx8-dlvds-lcd1.dtso
new file mode 100644
index 000000000000..1b71890d43d5
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-mx8-dlvds-lcd1.dtso
@@ -0,0 +1,77 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+&{/} {
+	panel-lvds {
+		compatible = "koe,tx26d202vm0bwa";
+		backlight = <&backlight_lvds>;
+		power-supply = <&reg_vext_3v3>;
+
+		panel-timing {
+			clock-frequency = <148500000>;
+			hactive = <1920>;
+			vactive = <1200>;
+			hfront-porch = <130>;
+			hback-porch = <70>;
+			hsync-len = <30>;
+			vfront-porch = <5>;
+			vback-porch = <5>;
+			vsync-len = <5>;
+			de-active = <1>;
+		};
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				dual-lvds-odd-pixels;
+
+				panel_in_odd: endpoint {
+					remote-endpoint = <&ldb_lvds_ch0>;
+				};
+			};
+
+			port@1 {
+				reg = <1>;
+				dual-lvds-even-pixels;
+
+				panel_in_even: endpoint {
+					remote-endpoint = <&ldb_lvds_ch1>;
+				};
+			};
+		};
+	};
+};
+
+&backlight_lvds {
+	status = "okay";
+};
+
+&lcdif2 {
+	status = "okay";
+};
+
+&lvds_bridge {
+	status = "okay";
+
+	ports {
+		port@1 {
+			ldb_lvds_ch0: endpoint {
+				remote-endpoint = <&panel_in_odd>;
+			};
+		};
+
+		port@2 {
+			ldb_lvds_ch1: endpoint {
+				remote-endpoint = <&panel_in_even>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
index 9beba8d6a0df..1cb71f566b0f 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
@@ -16,6 +16,16 @@ chosen {
 		stdout-path = &uart2;
 	};
 
+	backlight_lvds: backlight-lvds {
+		compatible = "pwm-backlight";
+		pwms = <&pwm2 0 100000 0>;
+		brightness-levels = <0 100>;
+		num-interpolated-steps = <100>;
+		default-brightness-level = <100>;
+		power-supply = <&reg_per_12v>;
+		status = "disabled";
+	};
+
 	hdmi-connector {
 		compatible = "hdmi-connector";
 		label = "hdmi";
@@ -96,6 +106,15 @@ reg_pcie0: regulator-pcie {
 		enable-active-high;
 	};
 
+	reg_per_12v: regulator-per-12v {
+		compatible = "regulator-fixed";
+		regulator-name = "PER_12V";
+		regulator-min-microvolt = <12000000>;
+		regulator-max-microvolt = <12000000>;
+		gpio = <&pca6416 1 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
 	reg_usdhc2_vmmc: regulator-usdhc2 {
 		compatible = "regulator-fixed";
 		pinctrl-names = "default";
-- 
2.34.1