Received-SPF: pass (google.com: domain of linux-kernel+bounces-173714-linux.lists.archive=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249;
Message-ID: <bb60d304-3341-472d-a4ee-d31b4754c39b@os.amperecomputing.com>
Date: Wed, 8 May 2024 11:37:04 -0700
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH] arm64: mm: force write fault for atomic RMW instructions
To: Anshuman Khandual <anshuman.khandual@arm.com>, catalin.marinas@arm.com,
 will@kernel.org, scott@os.amperecomputing.com, cl@gentwo.org
Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
References: <20240507223558.3039562-1-yang@os.amperecomputing.com>
 <c9c3c0d5-bb61-4eed-8b89-b0341a2c6f5c@arm.com>
Content-Language: en-US
From: Yang Shi <yang@os.amperecomputing.com>
In-Reply-To: <c9c3c0d5-bb61-4eed-8b89-b0341a2c6f5c@arm.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Precedence: bulk
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	=?utf-8?B?U0d4cUovWTdqekRsSjNLNnFqNjBHbHJNTXBVYjVVZm1HTXR2aGlGcExNaVZF?=
 =?utf-8?B?OU05RkFzSWUvSEtvb2hYeFJJQ2hqdVZrbVV1eVpEeHpYL3dXYkFScHVhZGZw?=
 =?utf-8?B?YVpERksxTmgvU3YrS1V5aWJYYWhMdVptQjg3cVB6SE5QY1h5c3huMDFVcWlk?=
 =?utf-8?B?RjVJZ3U2K1cxMDNTNWM3WlRsVmRpKzNtMnQwNldIQ2VpRHdMRmxmZHphSWlD?=
 =?utf-8?B?cEczRmJOS2NaVmFrWVl1N0xIcmtzUHgvUG1uNXdPcFQ1VFZoaTg5Q2lBcGlH?=
 =?utf-8?B?Tm5UM0QwWkZmZFd2dHlJZXlvWmFCOVk5aUR5YWhudklTcUJsVjVOeUpkSHc2?=
 =?utf-8?B?U00xNHdQaUx4TkRLZTc5K0graFFXRU4vQ0t4WUE1NHQvekVwZ0xobmxCR0ds?=
 =?utf-8?B?TXc0MUc5S0Y3aFIvcXFGbmtyTVJXOE1sT2w1NWliN3BoMWg4TXp2UXpQZysy?=
 =?utf-8?B?NzlTTFlrY0tiUlNWTGZ2UEhGMW1COCszbEhDNXJVVU42STJSQ0R4VW5PdDdl?=
 =?utf-8?B?N2hTbThnMU1uZ2ZBZ3J3V1lZL1BHdVFxdkhhNmFXUEJhL3dWN045ZjhFdTkz?=
 =?utf-8?B?Z09JM1VYazBBOXBJUHRJck1DRFIvMEdrUjdQWGxwa1FZQWJjZ1c3SndCWEZN?=
 =?utf-8?B?Uy9NaTRXOWhtVDBpRWxLVTVMYStTSHJvL2l6NjZRamJnME1EZGN4cnpBT1A3?=
 =?utf-8?B?WGhDbjV1TnF4V3lQY05BaUtLV0N3QzFiWTk2UkJOMzM2V2U5Y0QxN1NWWGNa?=
 =?utf-8?B?SDFsNFd4M0Q0aUNCVWdaVFV6N0FIK1dDbGdzK0xKU3NlVVFHUUZuUWdQWEtV?=
 =?utf-8?B?anhIV09zODU3STExN1V0eEJTR1BXU0ZPMmFOeURTSDYzcFRZbmd3endIMEw2?=
 =?utf-8?B?VzFldVBHamxBYnozTVlkR1pCbUNkbkp2ZzAvZW1qWFExUmR3RWlaYSsvR3dy?=
 =?utf-8?B?cXpLdzQwN3RGUmtBV2xvWGhWS3JveFlxOGl5Zm5mOTNLaWt6RmdWMGJMRlAw?=
 =?utf-8?B?MnIwdktweUl0S1BWSHZGZ2htSzIyYVB3cTU3RFRVd29UV0dTdGtIQ1hocWls?=
 =?utf-8?B?bDFkWkdrSTRtQ2RJVmNndFMzM3pHVTBHVUkwbklmM0JkeGtmZ295UGVpWTRD?=
 =?utf-8?B?eE9DVjU0Uk10YzVqZUpXdC9mWDN0elFwLzNxNUhiMHFLRmMzLzNIeWlud2xM?=
 =?utf-8?B?Z0V4SDZ3M3B3TGxxUFZhS3JjUGZWRUw2Yk5tYkpPZXJPalAwdmxqYXRTQzJV?=
 =?utf-8?B?THI5blJzTWR0a2VQNHdmekJIcncxYkp3L3JWczJWY0lZK1RNZFFvSC9yazdl?=
 =?utf-8?B?WGJPb01paU42QXlNL1o5L0xUQkdOaTlqS045aXhpcG8rMElwM3JVQjZqNHVr?=
 =?utf-8?B?emxxZ2VxZXVEekN0RE9hTUdvUjJhWTJ1S0Y3MXhidkUvYjdoc2VqdDZjSEdX?=
 =?utf-8?B?KzF1Qzd5WndrbWtQRE5neXB2NHphbUJuYmxNUkZCc1VHZktPQnhsVzlvWTZX?=
 =?utf-8?B?N2xmMWNQUndrUTR3NXNwRFBhQmN4Ni9XbHROMmdVSUJzanR0N0RLYW92Ly9J?=
 =?utf-8?B?ZlgyaDBZQVIwN0FVTW0xZHNQUXlmc1pSUTE1ZExLTzViL1ROU2xvWWNTMVZh?=
 =?utf-8?B?ZUpyU0s1K2k5NGJsUENiUHJqRXZHTkhyb1N5cWVKV0ltcHpWV3RnYndZUWN2?=
 =?utf-8?B?ZUpyQnhsckl0NVZEVllVR2VBeFZUeGhnNXhoM01lcnpWVTlaNnFWNnNnTUlz?=
 =?utf-8?B?UGZMMmN2bzgrZWNhR29WZkhHY3pLSnJIUEtjdzNTRnlzRm9LWk1yMURMRkpO?=
 =?utf-8?B?WXRUWGxobW5sVnV5dUZpd1dZMEEzaUpUaDdpZEdTZGNlejVOY0FzMG1FUXdp?=
 =?utf-8?B?WlZobmtRcUFVU1lOTHQ5VVdyTmdLZTcyMW5EYjd6KzMvUW9LYUlsdFhDNjBZ?=
 =?utf-8?B?R09VWHYrK1l2aDNXNHVaSlJVL3k4LzNuV1B5YVowUGhhcGt0aWk0WjRraEtE?=
 =?utf-8?B?Um5vK09XcFA1M3RKSXBQQzdXbjNIN3E3WVU4aHk4cHB4KzN3VTh6dllGdVN3?=
 =?utf-8?B?SS9ISVZZUmtoV29LdTBNOUFEeE8xV3M1dmVDTGZLakEwYWZDaWh2c3lnbEg5?=
 =?utf-8?B?VnZNbko4ZG1MQk1WeHhxemlTV2kvV3NPczdSQTVlVkhRSVB6cFplZWxTaXBV?=
 =?utf-8?Q?CIzmlOMNr6VsquPX0lxEAJE=3D?=
X-OriginatorOrg: os.amperecomputing.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 2fc4c78d-fb9d-410b-04c3-08dc6f8dde2c
X-MS-Exchange-CrossTenant-AuthSource: BYAPR01MB5463.prod.exchangelabs.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 May 2024 18:37:09.0100
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3bc2b170-fd94-476d-b0ce-4229bdc904a7
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: szlKlNZ2Yx1S3chM/Cg+T66+ZU2QhEav53A066DpBKcvSZEE7kj7iIqPnnAf9pKDSezN+V9a70aEI3svsN+fzhNfZdsZk8/1QJ+0Ux0tc28=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR01MB6413


On 5/7/24 11:45 PM, Anshuman Khandual wrote:
> Hello Yang,
>
> On 5/8/24 04:05, Yang Shi wrote:
>> The atomic RMW instructions, for example, ldadd, actually does load +
>> add + store in one instruction, it may trigger two page faults, the
>> first fault is a read fault, the second fault is a write fault.
> It may or it will definitely create two consecutive page faults. What
> if the second write fault never came about. In that case an writable
> page table entry would be created unnecessarily (or even wrongfully),
> thus breaking the CoW.
>
> Just trying to understand, is the double page fault a possibility or
> a certainty. Does that depend on architecture (please do provide some
> links) or is it implementation defined.

Christopher helped answer some questions, I will skip those if I have 
nothing to add.

It is defined in ARM architecture reference manual, so it is not 
implementation defined.

>
>> Some applications use atomic RMW instructions to populate memory, for
>> example, openjdk uses atomic-add-0 to do pretouch (populate heap memory
> But why cannot normal store operation is sufficient for pre-touching
> the heap memory, why read-modify-write (RMW) is required instead ?

Memory write is fine, but it depends on applications. For example, JVM 
may want to "permit use of memory concurrently with pretouch". So they 
chose use atomic instead of memory write.

>
>> at launch time) between v18 and v22.
> V18, V22 ?

v18/v19/v20/v21/v22

>
>> But the double page fault has some problems:
>>
>> 1. Noticeable TLB overhead.  The kernel actually installs zero page with
>>     readonly PTE for the read fault.  The write fault will trigger a
>>     write-protection fault (CoW).  The CoW will allocate a new page and
>>     make the PTE point to the new page, this needs TLB invalidations.  The
>>     tlb invalidation and the mandatory memory barriers may incur
>>     significant overhead, particularly on the machines with many cores.
>>
>> 2. Break up huge pages.  If THP is on the read fault will install huge
>>     zero pages.  The later CoW will break up the huge page and allocate
>>     base pages instead of huge page.  The applications have to rely on
>>     khugepaged (kernel thread) to collapse huge pages asynchronously.
>>     This also incurs noticeable performance penalty.
>>
>> 3. 512x page faults with huge page.  Due to #2, the applications have to
>>     have page faults for every 4K area for the write, this makes the speed
>>     up by using huge page actually gone.
> The problems mentioned above are reasonable and expected.
>   
> If the memory address has some valid data, it must have already reached there
> via a previous write access, which would have caused initial CoW transition ?
> If the memory address has no valid data to begin with, why even use RMW ?
>
>> So it sounds pointless to have two page faults since we know the memory
>> will be definitely written very soon.  Forcing write fault for atomic RMW
>> instruction makes some sense and it can solve the aforementioned problems:
>>
>> Firstly, it just allocates zero'ed page, no tlb invalidation and memory
>> barriers anymore.
>> Secondly, it can populate writable huge pages in the first place and
>> don't break them up.  Just one page fault is needed for 2M area instrad
>> of 512 faults and also save cpu time by not using khugepaged.
>>
>> A simple micro benchmark which populates 1G memory shows the number of
>> page faults is reduced by half and the time spent by system is reduced
>> by 60% on a VM running on Ampere Altra platform.
>>
>> And the benchmark for anonymous read fault on 1G memory, file read fault
>> on 1G file (cold page cache and warm page cache) don't show noticeable
>> regression.
>>
>> Some other architectures also have code inspection in page fault path,
>> for example, SPARC and x86.
> Okay, I was about to ask, but is not calling get_user() for all data
> read page faults increase the cost for a hot code path in general for
> some potential savings for a very specific use case. Not sure if that
> is worth the trade-off.

I tested read fault latency (anonymous read fault and file read fault), 
I didn't see noticeable regression.

>
>> Signed-off-by: Yang Shi <yang@os.amperecomputing.com>
>> ---
>>   arch/arm64/include/asm/insn.h |  1 +
>>   arch/arm64/mm/fault.c         | 19 +++++++++++++++++++
>>   2 files changed, 20 insertions(+)
>>
>> diff --git a/arch/arm64/include/asm/insn.h b/arch/arm64/include/asm/insn.h
>> index db1aeacd4cd9..5d5a3fbeecc0 100644
>> --- a/arch/arm64/include/asm/insn.h
>> +++ b/arch/arm64/include/asm/insn.h
>> @@ -319,6 +319,7 @@ static __always_inline u32 aarch64_insn_get_##abbr##_value(void)	\
>>    * "-" means "don't care"
>>    */
>>   __AARCH64_INSN_FUNCS(class_branch_sys,	0x1c000000, 0x14000000)
>> +__AARCH64_INSN_FUNCS(class_atomic,	0x3b200c00, 0x38200000)
>>   
>>   __AARCH64_INSN_FUNCS(adr,	0x9F000000, 0x10000000)
>>   __AARCH64_INSN_FUNCS(adrp,	0x9F000000, 0x90000000)
>> diff --git a/arch/arm64/mm/fault.c b/arch/arm64/mm/fault.c
>> index 8251e2fea9c7..f7bceedf5ef3 100644
>> --- a/arch/arm64/mm/fault.c
>> +++ b/arch/arm64/mm/fault.c
>> @@ -529,6 +529,7 @@ static int __kprobes do_page_fault(unsigned long far, unsigned long esr,
>>   	unsigned int mm_flags = FAULT_FLAG_DEFAULT;
>>   	unsigned long addr = untagged_addr(far);
>>   	struct vm_area_struct *vma;
>> +	unsigned int insn;
>>   
>>   	if (kprobe_page_fault(regs, esr))
>>   		return 0;
>> @@ -586,6 +587,24 @@ static int __kprobes do_page_fault(unsigned long far, unsigned long esr,
>>   	if (!vma)
>>   		goto lock_mmap;
>>   
>> +	if (mm_flags & (FAULT_FLAG_WRITE | FAULT_FLAG_INSTRUCTION))
>> +		goto continue_fault;
>> +
>> +	pagefault_disable();
>> +
>> +	if (get_user(insn, (unsigned int __user *) instruction_pointer(regs))) {
>> +		pagefault_enable();
>> +		goto continue_fault;
>> +	}
>> +
>> +	if (aarch64_insn_is_class_atomic(insn)) {
>> +		vm_flags = VM_WRITE;
>> +		mm_flags |= FAULT_FLAG_WRITE;
>> +	}
>> +
>> +	pagefault_enable();
>> +
>> +continue_fault:
>>   	if (!(vma->vm_flags & vm_flags)) {
>>   		vma_end_read(vma);
>>   		goto lock_mmap;